UNIT 2 : DESIGN OF COMBINATIONAL CIRCUITS

Introduction to Combinational circuits - Analysis and design procedures - Half Adder, Full Adder-Half Subtractor, Full Subtractor- Parallel binary Adder, Parallel binary Subtractor- Carry look ahead Adder- BCD Adder-Decoders- Encoders-Priority Encoder-Multiplexers- MUX as universal combinational modules- Demultiplexers- Code convertors- Magnitude Comparator.

2.1 Introduction to Combinational circuits

Combinational Logic Circuits are made from the basic and universal gates. The output is defined by the logic and it is depend only the present input states not the previous states.

Inputs and output(s) : logic 0 (low) or logic 1 (high).




Fig. Block diagram of a combinational circuits

Analysis and design procedures

The following are the basic steps to design a combinational circuits

- 1. Define the problem.
- 2. Determine the number of input and output variables.
- 3. Fix a letter symbols to the input and the outputs. (eg. A,B,C ,w, x, Y,F, etc)
- 4. Get the relationship between input and output from the truth table.
- 5. By using K-map obtain the simplified Boolean expression for the outputs.
- 6. Draw the logic diagram using gates.

Example : Design a combinational logic circuit with three inputs , the output is at logic 1 when more than one inputs are at logic 1.

Solution: Assume A, B, C are inputs and Y is output .

| Inputs | | Output | | | | |
|--------|---|--------|---|--|--|--|
| Α | В | С | Y | | | |
| 0 | 0 | 0 | 0 | | | |
| 0 | 0 | 1 | 0 | | | |
| 0 | 1 | 0 | 0 | | | |
| 0 | 1 | 1 | 1 | | | |
| 1 | 0 | 0 | 0 | | | |
| 1 | 0 | 1 | 1 | | | |
| 1 | 1 | 0 | 1 | | | |
| 1 | 1 | 1 | 1 | | | |
| | • | • | | | | |

Truth table


K map Simplification

| A | ° 00 | 01 | 11 | 10 |
|---|------|----|----|----|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 |

Boolean Expression

Y=AC + BC + AB

Logic Diagram



2.2 Adder

The Basic operation in digital computer is binary addition. The circuit which perform the addition of binary bits are called as Adder.


The logic circuit which perform the addition of two bit is called Half adder and three bit is called Full adder.

Rules for two bit addition

| 0 + 0 = 0 |
|-------------------------|
| 0 + 1 = 1 |
| 1 + 0 = 1 |
| 1 + 1 = 10 ₂ |

2.2.1 Half Adder

The two inputs of the half adders are augend and addend, the outputs are sum and carry.





2.2.2 Full Adder

The three inputs of the full adders are augend , addend and the carry input from the previous addition, the outputs are sum and carry

Block diagram of Full adder

Regulation 2015 3 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE





Regulation 20154SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 The Full Adder can be implement using Two Half Adders and OR gates

The expression for sum is

Sum =
$$\overline{A} \ \overline{B} \ C_{in} + \overline{A} \ B \ \overline{C}_{in} + A \ \overline{B} \ \overline{C}_{in} + A \ B \ C_{in}$$


= $C_{in} \ (\overline{A} \ \overline{B} + AB) + \overline{C}_{in} \ (\overline{A} \ B + A \ \overline{B})$
= $C_{in} \ (A \cdot B) + \overline{C}_{in} \ (A \oplus B)$
= $C_{in} \ (\overline{A \oplus B}) + \overline{C}_{in} \ (A \oplus B)$
= $C_{in} \ (\overline{A \oplus B}) + \overline{C}_{in} \ (A \oplus B)$

The Expression for carry is

$$C_{out} = AB + A C_{in} + BC_{in}$$

= AB + A C_{in} + BC_{in} (A + Ā)
= ABC_{in} + AB + A C_{in} + Ā BC_{in}
= AB (C_{in} + 1) + A C_{in} + Ā BC_{in}
= AB + AC_{in} + Ā BC_{in}
= AB + A C_{in} (B+B) + Ā B C_{in}
= AB C_{in} + AB + A B C_{in} + Ā BC_{in}
= AB (C_{in} + 1) + A B C_{in} + Ā BC_{in}
= AB + A B C_{in} + Ā BC_{in}
= AB + C_{in} (A B + Ā B)
= AB + C_{in} (A ⊕ B)

Logic Diagram



Regulation 2015

5 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

2.3 Subtractor


Subtractor is the logic circuit which is used to subtract two binary number (digit) and provides Difference and Borrow as a output. In digital electronics we have two types of subtractor, Half Subtractor and Full Subtractor.

Rules for two bit addition

| 0 - 0 = 0 |
|-------------------------|
| 0 - 1 = 1 with borrow 1 |
| 1 - 0 = 1 |
| 1 - 1 = 0 |


2.3.1 Half Subtractor

Half Subtractor is used for subtracting one single bit binary digit from another single bit binary digit. The truth table of Half Subtractor is shown below.



2.3.2 Full Subtractor


A logic Circuit Which is used for Subtracting Three Single bit Binary digit is known as Full Subtractor. The inputs are A,B, Bin and the outputs are D and Bout.



We can further simplify the function of the Difference (D)


$$D = \overline{A} \overline{B} B_{in} + \overline{A} B \overline{B}_{in} + A \overline{B} \overline{B}_{in} + A B B_{in}$$
$$= B_{in} (\overline{A} \overline{B} + AB) + \overline{B}_{in} (\overline{A} B + A \overline{B})$$
$$= B_{in} (A \odot B) + \overline{B}_{in} (A \oplus B)$$
$$= B_{in} (\overline{A \oplus B}) + \overline{B}_{in} (A \oplus B)$$
$$= B_{in} \oplus (A \oplus B)$$

Simplified Logic diagram



2.4 Parallel Adder – Subtractor 2.4.1 Four bit Parallel binary Adder

In practical situations it is required to add two data each containing more than one bit. Two binary numbers each of *n* bits can be added by means of a full adder circuit. Consider the example that two 4-bit binary numbers B $_4B_3B_2B_1$ and A $_4A_3A_2A_1$ are to be added with a carry input C $_1$. This can be done by cascading four full adder circuits. The least significant bits A $_1$, B $_1$, and C $_1$ are added to the produce sum output S₁ and carry output C $_2$. Carry output C $_2$ is then added to the next significant bits A $_2$ and B $_2$ producing sum output S $_2$ and carry output C $_3$. C $_3$ is then added to A $_3$ and B $_3$ and so on. Thus finally producing the four-bit sum output S $_4S_3S_2S_1$ and final carry output Cout.



Regulation 2015 8 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 Fig.Block diagram of 4 bit binary parallel Adder

2.4.2 Four Bit Parallel Binary Subtractor

We can design a four bit parallel subtractor by connecting three full subtractors and one half subtractor. In the figure $A = A_3 A_2 A_1 A_0$ is minuend $B = B_3 B_2 B_1 B_0$ is subtrahend giving the difference $D = D_3 D_2 D_1 D_0$.




Fig.Block diagram of 4 bit binary parallel Subtractor

The subtraction operation can be performed using 1's and 2's complement addition, so we can design Full subtractor using Full Adder.




Fig.Four bit binary subtractor using Full Adder

2.4.3 Parallel binary Adder – Subtractor

Regulation 2015 9 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

The addition and subtraction operations can be perform using a common adder circuit, where a EX-OR gate is connected in the second input along with the mode selection bit M. if M=0 the circuit act as a adder, M=1 then substractor. If M=0 then output of the EX-OR gate is B act as adder, if M=1 then B' act as a subtractor.





Fig.Parallel binary Adder - Subtractor

2.4.4 Carry look ahead Adder

In the parallel adder the carry input of each stage is depends on the carry output of the previous stage. This processes leads to time delay in addition. This delay is called propagation delay. The process can be speeding up by eliminating the inter stage carry delay called look ahead carry addition. In uses two functions carry generate and carry propagate.



The output sum and carry can be expressed as

Regulation 2015 10 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

$$S_i = P_i \oplus C_i$$

 $C_{i+1} = G_i + P_i C_i$

Gi is called carry generate and Pi is called carry propagate.

The Boolean function for the carry output of each stage can be

$$C_{2} = G_{1} + P_{1}C_{1}$$

$$C_{3} = G_{2} + P_{2}C_{2} = G_{2} + P_{2} (G_{1} + P_{1}C_{1})$$

$$= G_{2} + P_{2}G_{1} + P_{2} P_{1}C_{1}$$

$$C_{4} = G_{3} + P_{3} C_{3} = G_{3} + P_{3} (G_{2} + P_{2} G_{1} + P_{2} P_{1}C_{1})$$

$$= G_{3} + P_{3}G_{2} + P_{3} P_{2} G_{1} + P_{3} P_{2} P_{1} C_{1}$$

From the above functions it can be seen that C_4 does not have to wait for C_3 and C_2 . All the carries are propagating at the same time.





Fig.Logic diagram of a look-ahead carry generator

Regulation 2015

5 11 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

2.5 BCD Adder


In digital system, the decimal number is represented in the form of binary coded decimal (BCD). The ten digit (0-9) decimal numbers are represented by the binary digits. The circuit which add the two BCD number is called BCD adder. The BCD cannot be greater than 9. The representation of the BCD number as follows, consider the 526 it can be expressed as



There are three different cases in BCD Addition

i)Sum is less than or equal to 9 with carry 0

Consider the addition of two BCD numbers 6 and 3, The addition is performed as normal binary addition



ii)Sum is greater than 9 with carry 0

consider the number 6 and 8 in BCD


The sum is invalid BCD number, Add the sum with correction number 6

After addition of 6 carry is produced into the second decimal position.

iii) Sum equals 9 or less with carry 1

Consider the addition of 8 and 9 in BCD.

The result 0001 0001 is valid BCD number but it is incorrect. Add 6 to get correct number.



The procedure for BCD addition is


- 1. Add two BCD numbers using ordinary binary addition.
- 2. If four bit sum is less than or equal to zero, then correction is needed.
- 3. If the four bit sum is greater than 9 or if carry is generated then add 0110.

Implementation of BCD Adder

We require 4-bit binary adder for initial addition, Logic circuit to detect sum greater than 9, and second 4 bit binary adder to add 0110.

The following truth table is used to design a circuit for the sum, which is greater than 9

| | Output | | | |
|----|----------------|-----------------------|----------------|---|
| S₃ | S ₂ | S ₁ | S ₀ | Y |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



Regulation 2015

14 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 Block diagram of Binary Adder




Fig.Block diagram of BCD adder

The binary adder add two BCD numbers, ifcarry is '0' nothing to be added. If carry is '1' add 0110 with the sum, consider the overall carry from the first stage of the addition.

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 Example : Design an8-bit BCD adder using IC 74283.

Solution: Use two 4-bit BCD adder to design 8-bit binary adder.




Fig. 8- bit BCD Adder using IC 74283

2.6 Decoder

Decoder is a combinational circuit.


It has N inputs and 2^{N} outputs.

2 to 4 Decoder

It has 2 inputs and $2^2 = 4$ outputs.

Regulation 201516SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE


Circuit Diagram




Truth Table

| Α | В | Z | Z ₁ | Z ₂ | Z_3 |
|---|---|---|----------------|----------------|-------|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

Logic Diagram




SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 2 to 4 Decoder with Enable input



Truth Table

| | [| En | Α | В | Zo | \mathbf{Z}_1 | Z_2 | Z_3 |
|----------|---|----|---|---|----|----------------|-------|-------|
| | | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| enabled | | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| enabled | | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| | | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| disabled | | 0 | х | х | 0 | 0 | 0 | 0 |


Logic Diagram



5 18 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

3 to 8 Decoder

It has 3 inputs and $2^3 = 8$ outputs.




| | Inp | outs | | | Ou | | | | tputs | | | |
|----|-----|------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|--|
| EN | A | В | С | Y ₇ | Y ₆ | Y ₅ | Y ₄ | Y ₃ | Y ₂ | Y ₁ | Yo | |
| 0 | x | x | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

Regulation 2015

519SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

Logic Diagram




2.7 Encoders

Encoders is a combinational circuit which takes 2^N inputs and gives out N outputs, the enable pin should be kept 1 for enabling the circuit.

4 to 2 Encoder


It has 2^2 inputs and 2 outputs.



Regulation 2015 20 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

Truth Table

| Y ₀ | Y ₁ | Y ₂ | Y ₃ | Α | В |
|----------------|----------------|----------------|----------------|---|---|
| 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |



2.7.1 Priority Encoders

A Priority Encoder works opposite of the decoder circuit. If more than one input is active, the higher order input has priority.

4 to 2 Priority Encoders

D0-D3 - inputs

A1,A0 - outputs

Active (A)- Valid indicator. It indicates the output is valid or not

Output is invalid when no inputs are active .i.e, A=0


Output is valid when at least one input is active .i,e, A=1

Regulation 2015 21 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

Truth Table

| D3 | D2 | D1 | DO | A1 | AO | Active |
|----|----|----|----|----|----|--------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | X | 0 | 1 | 1 |
| 0 | 1 | X | X | 1 | 0 | 1 |
| 1 | X | X | X | 1 | 1 | 1 |


K-map simplification




Regulation 2015

5 22 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

Logic Diagram



3 to 8 Priority Encoder



2.8 Mutliplexer (Mux)

Multiplexer is a combinational circuit that selects binary information from one of many inputs and directs it into single output.

The selection of particular input is controlled by a set of selection line

Mutliplexer has 2ⁿ inputs, n select line (control input) and one output


Regulation 201523SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

It also called as Data selector

2 to 1 Multiplexer


has 2¹ inputs, 1 select line and one output

Circuit diagram



4 to 1 MUX

4 to 1 MUX has $2^2 = 4$ inputs, 2 select line and one output



Regulation 2015


5 24 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

| Α | В | Z |
|---|---|------------------|
| 0 | 0 | \mathbf{I}_{0} |
| 0 | 1 | I_1 |
| 1 | 0 | I ₂ |
| 1 | 1 | I ₃ |

 $\mathbf{Z} = \mathbf{A'}.\mathbf{B'}.\mathbf{I}_0 + \mathbf{A'}.\mathbf{B}.\mathbf{I}_1 + \mathbf{A}.\mathbf{B'}.\mathbf{I}_2 + \mathbf{A}.\mathbf{B}.\mathbf{I}_3$

8 to1 MUX

8 to1 MUX has $2^3 = 8$ inputs, 3 select line and one output



 $Z = A'.B'.C'.I_0 + A'.B'.C.I_1 + A'.B.C'.I_2 + A'.B.C.I_3 + A.B'.C'.I_0 + A.B'.C.I_1 + A'.B.C'.I_2 + A.B.C.I_3$

Regulation 2015

25 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

$Z = \Sigma m_i I_i$

2.8.1 MUX as universal combinational modules

Each minterm of the function can be mapped to a data input of the multiplexer. For each row in the truth table, where the output is 1, set the corresponding data input of the mux to 1.Set the remaining inputs of the mux to 0.


Example 1: Implement the following Boolean function using 4:1 MUX

 $F(x,y,z) = \Sigma m(1, 2, 6, 7)$

Truth Table

| x y | v z | F | |
|--|-----|--------|--------|
| 0 0 0 0 | | 0 1 | F = z |
| 0 1 0 3 | | 1 0 | F = z' |
| $\begin{array}{cc} 1 & 0 \\ 1 & 0 \end{array}$ | | 0 0 | F = 0 |
| $\begin{array}{c} 1 \\ 1 \end{array}$ | - | 1 1 | F = 1 |

Multiplexer Implementation




Regulation 201526SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 Example 2: Implement the following Boolean function using 8:1 MUX

 $F(A,B,C,D) = \Sigma m(1, 3, 4, 11, 12-15)$

| - | A | B | C_{-} | D | \boldsymbol{F} | |
|---|---------------|--------|---------|---------------------------------------|---------------------------------------|--------|
| | 0 0 | 0 0 | 0 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 1 | F = D |
| | 0 0 | 0 0 | 1 1 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 1 | F = D |
| | 0 0 | 1 1 | 0 0 | $\begin{array}{c} 0 \\ 1 \end{array}$ | $\begin{array}{c} 1 \\ 0 \end{array}$ | F = D' |
| | 0 0 | 1 1 | 1 1 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 0 | F = 0 |
| | $\frac{1}{1}$ | 0 0 | 0 0 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 0 | F = 0 |
| | 1 1 | 0 0 | 1 1 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 1 | F = D |
| | 1 1 | 1 1 | 0 0 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 1 1 | F = 1 |
| | 1 1 | 1 1 | 1 1 | $\begin{array}{c} 0 \\ 1 \end{array}$ | 1 1 | F = 1 |



Regulation 2015

SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 27 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE


SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 2.9 Demultiplexer (DEMUX)

Demultiplexer has 2ⁿ outputs , n select lines, one input.

A **demultiplexer** is also called a data distributor.

1-to-2 demultiplexer


has 2^2 outputs , 2 select lines, one input.



The truth table

| Select | Input | Outputs | | | |
|--------|-------|----------------|---|--|--|
| S | D | Y ₁ | Y | | |
| 0 | 0 | 0 | 0 | | |
| 0 | 1 | 0 | 1 | | |
| 1 | 0 | 0 | 0 | | |
| 1 | 1 | 1 | 0 | | |






Regulation 2015

5 28 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

1-to-4 Demultiplexer

It has one input,2 select lines,4 outputs



The truth table

| Data Input | Select | Inputs | Outputs | | | | | |
|------------|----------------|----------------|----------------|----------------|----------------|----------------|--|--|
| D | S ₁ | S ₀ | Y ₃ | Y ₂ | Y ₁ | Y ₀ | | |
| D | 0 | 0 | 0 | 0 | 0 | D | | |
| D | 0 | 1 | 0 | 0 | D | 0 | | |
| D | 1 | 0 | 0 | D | 0 | 0 | | |
| D | 1 | 1 | D | 0 | 0 | 0 | | |


 $Y0 = \overline{S1} \overline{S0} D$

 $Y1 = \overline{S1} S0 D$ $Y2 = S1 \overline{S0} D$ Y3 = S1 S0 D

Regulation 2015

5 29 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE






1-to-8 Demultiplexer

Has one input

3-select lines

8-outputs



The truth table

Regulation 2015 30 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE


| Data Input | Select Inputs | | | Outputs | | | | | | | | |
|------------|----------------|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|--|
| D | S ₂ | Sı | S ₀ | Y ₇ | Y ₆ | Y ₅ | Y ₄ | Y ₃ | Y ₂ | Y ₁ | Yo | |
| D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D | |
| D | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 | |
| D | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 | |
| D | 0 | 1 | 1 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 | |
| D | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 | 0 | |
| D | 1 | 0 | 1 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 | |
| D | 1 | 1 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 | 0 | |
| D | 1 | 1 | 1 | D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

 $Y0 = D \overline{S2} \overline{S1} \overline{S0}$

 $Y1 = D \overline{S2} \overline{S1} S0$


- $Y2 = D \overline{S2} S1 \overline{S0}$
- $Y3 = D \overline{S2} S1 S0$
- $Y4 = D S2 \overline{S1} \overline{S0}$
- $Y5 = D S2 \overline{S1} S0$
- $Y6 = D S2 S1 \overline{S0}$
- Y7 = D S2 S1 S0

Logic Diagram



SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 <u>1-to-8 DEMUX using Two 1-to- 4 Demultiplexers</u>

1-to-8 demultiplexer can be implemented by using two 1-to-4 demultiplexers with a proper cascading.



In the above figure, the highest significant bit A of the selection inputs are connected to the enable inputs such that it is complemented before connecting to one DEMUX and to the other it is directly connected.By this configuration, when A is set to zero, one of the output lines from Y0 to Y3 is selected based on the combination of select lines B and C. Similarly, when A is set to one, based on the select lines one of the output lines from Y4 to Y7 will be selected.

2.9.1 Applications of Demultiplexer

- Synchronous data transmission systems
- Boolean function implementation (as we discussed full subtractor function above)
- Data acquisition systems
- Combinational circuit design
- Automatic test equipment systems

Regulation 2015 33 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

• Security monitoring systems (for selecting a particular surveillance camera at a time), etc.

2.10 CODE CONVERTORS

Numbers are usually coded in one form or another so as to represent or use it as required. For instance, a number 'nine' is coded in decimal using symbol (9)d. Same is coded in naturalbinary as (1001)b. While digital computers all deal with binary numbers, there are situations wherein natural-binary representation of numbers in in-convenient or in-efficient and some other (binary) code must be used to process the numbers.

One of these other code is gray-code, in which any two numbers in sequence differ only by one bit change. This code is used in K-map reduction technique. The advantage is that when numbers are changing frequently, the logic gates are turning ON and OFF frequently and so are the transistors switching which characterizes power consumption of the circuit; since only one bit is changing from number to number, switching is reduced and hence is the power consumption.

Let's discuss the conversion of various codes from one form to other.

2.10.1 BINARY-TO-GRAY

| | Natural-b | inary code | | Gray code | | | | |
|----|-----------|------------|----|-----------|----|----|----|--|
| B3 | B2 | B1 | BO | G3 | G2 | G1 | G0 | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | |


The table that follows shows natural-binary numbers (upto 4-bit) and corresponding gray codes.

Regulation 2015

Looking at gray-code (G3G2G1G0), we find that any two subsequent numbers differ in only one bit-change.


The same table is used as truth-table for designing a logic circuitry that converts a given 4-**bit** natural binary number into gray number. For this circuit, B3 B2 B1 B0 are inputs while G3 G2 G1 G0 are outputs.

K-map for the outputs:





G3 = B3




So that's a simple three EX-OR gate circuit that converts a 4-bit input binary number into its equivalent 4-bit gray code. It can be extended to convert more than 4-bit binary numbers.

2.10.2 Gray-to-Binary


Truth-table:

| | Gray | code | | Natural-binary code | | | | |
|----|------|------|----|---------------------|----|----|----|--|
| G3 | G2 | G1 | G0 | B3 | B2 | B1 | BO | |
| | | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | |


Then the K-maps:




$$\begin{split} B_0 &= G_2 G_1' G_0' + G_2' G_1 G_0' + G_2' G_1' G_0 + G_2 G_1 G_0 \\ &= G_0' \left(G_1' G_2 + G_1 G_2' \right) + G_0 \left(G_1 G_2 + G_1' G_2' \right) \\ &= G_0' \left(G \bigoplus G_2 \right) + \ G_0 \left(G_1 \bigoplus G_2 \right)' = G_0 \ \bigoplus G_1 \bigoplus G_2 \end{split}$$



$$\begin{split} B_1 &= G_3'G_2'G_1 + G_3'G_2G_1' + G_3G_2G_1 + G_3G_2'G_1' \\ &= G_3' \; (G_2 \bigoplus G_1) + G_3 \; (G_2 \bigoplus G_1)' \\ &= \; G_1 \, \oplus G_2 \, \oplus G_3 \end{split}$$






And B3 = G3

Regulation 2015


36 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE

SATHYABAMA UNIVERSITY SCHOOL OF ELECTRICAL AND ELECTRONICS COURSE MATERIAL SEC1207-DIGITAL LOGIC CIRCUITS UNIT-2 The realization of Gray-to-Binary converter is




2.11 Comparators

- A comparator will evaluate two binary strings and output a 1 if the two strings are exactly the same.
- The Exclusive-NOR (Equality gate) is used to perform the comparison.
- One Exclusive-NOR is used per pair of Binary bits and the outputs of all Exclusive-NORS are ANDed together.




• The 7485 is a 4-bit magnitude comparator.

A magnitude comparator will determine if A = B, A > B or A < B. Regulation 2015 37 SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2 Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE



• Expansion inputs are provided on the 7483 so that word sizes larger then 4-bits may be compared.




Magnitude Comparator Definition

A magnitude comparator is a combinational circuit that compares two numbers A & B to determine whether:

A > B, or A = B, or

2-bit magnitude comparator



Regulation 2015

| | Inp | uts | | Outputs | | | | |
|----------------|----------------|----------------|----------------|---------|-----|-------------------|--|--|
| A ₁ | A ₀ | B ₁ | B ₀ | A>B | A=B | A <b< th=""></b<> | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | | |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | | |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | | |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | | |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | | |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | | |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | | |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | | |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | | |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | | |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | | |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | | |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | | |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | | |

4-bit magnitude comparator

Inputs: 8-bits (A \Rightarrow 4-bits , B \Rightarrow 4-bits)

A and B are two 4-bit numbers


 $_$ Let A = A3A2A1A0 , and

_ Let B = B3B2B1B0


- _ Inputs have 28 (256) possible combinations
- _ Not easy to design using conventional techniques

The circuit possesses certain amount of regularity \Rightarrow can be designed algorithmically.

Design of the EQ output (A = B) in 4-bit magnitude comparator



| | | | INP | | 0 | UTPUT | 5 | | | |
|------|-----------|-----|-----------|-----|-----|-------|-----|-----------|---------------------------|------------|
| A3 - | <u>A2</u> | A.1 | <u>A0</u> | 83 | 182 | 131 | 190 | $A \ge B$ | $\mathbf{A} = \mathbf{B}$ | $A \leq B$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ó | 0 | | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| • | 0 | 0 | 0 | 0 | 1 | 0 | • | • | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | | 0 | | 0 | 0 | 1 |
| 0 | •0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| • | 0 | 0 | 0 | 0 | 1 | 1 | | 0 | 0 | 1 |
| • | 0 | 0 | 0 | 1 | 0 | 0 | • | 0 | 0 | 1 |
| 0 | •0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| • | • | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| • | • | 0 | 0 | 1 | | 0 | • | 0 | 0 | 1 |
| 0 | • | 0 | - 0 | 1 | | 0 | | 0 | 0 | 1 |
| | 0 | 0 | - 0 | 1 | 1 | 1 | • | 0 | 0 | 1 |
| • | 0 | 0 | 0 | - 1 | | 1 | 1 | 0 | 0 | |
| 0 | 0 | 0 | 1 | 0 | 0 | - 0 | • | 1 | 0 | 0 |
| | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | L | 0 |
| • | 0 | 0 | L | 0 | 0 | 1 | • | 0 | 0 | 1 |
| 0 | • | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| • | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | 1 | | 1 | | - | 1 | | 0 | | 0 |



Regulation 201541SEC1207 – DIGITAL LOGIC CIRCUITS-UNIT 2Prepared by Mrs. Z. Mary Livinsa/ ETCE and Mrs. Thaj Mary Delsy /EIE