## COURSE MATERIAL

## UNIT 1

## SEC1207-DIGITAL LOGIC CIRCUITS

## SYLLABUS

## UNIT I BOOLEAN ALGEBRA AND LOGIC GATES

9 Hrs.
Review of number systems - Binary arithmetic - Binary codes - Boolean algebra and theorems Boolean functions -Minimization of Boolean functions-Sum of Products(SOP)-Product of Sums(POS)-Simplifications of Boolean functions using Karnaugh map and tabulation methods Logic gates- NAND and NOR implementation.

TABLE OF TOPICS

| S.NO | TOPIC | PAGE NO. |
| :--- | :--- | :---: |
| 1.1 | Review of Number systems | 2 |
| 1.1 .1 | Number Systems: Decimal, Binary, Octal, Hexadecimal | 2 |
| 1.1 .2 | Conversion from one system to another | 3 |
| 1.2 | Binary Codes | 16 |
| 1.3 | Binary Arithmetic | 22 |
| 1.4 | Boolean Algebra and Theorems | 32 |
| 1.5 | Boolean Functions | 36 |
| 1.5 .1 | Minimization of Boolean functions | 41 |
| 1.5 .2 | Simplification Using Boolean Functions | 47 |
| 1.5 .2 .1 | Simplification Using Karnaugh map method | 47 |
| 1.5 .2 .2 | Simplification Using Tabulation method | 67 |
| 1.6 | Logic gates | 74 |
| 1.6 .1 | Universal Gates | 83 |
| 1.6 .2 | NAND and NOR implementation | 85 |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.1 REVIEW OF NUMBER SYSTEMS

Numbers are used to count, communicate, measure etc. The common number systems used in this modern world are decimal and binary system. Decimal system is used by humans and binary system is used in machines. Other human-machine interface systems are octal and hexadecimal.

- Decimal system used by humans has 10 digits ranging from 0 to 9 .
- They are 0 1, 2, 3, 4, 5, 6, 7, 8 and 9.
- Since it uses 10 digits, it is named "decimal"system, where "deci"means "by 10 ".
- So Radix or Base of this Decimal system is 10.


### 1.1.1 NUMBER SYSTEMS

The number systems, their base or Radix and the digits used are shown in the below table.

| Number Systems | Number of digits (Base OR <br> Radix) | Digits in ascending order |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary | 2 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Ternary | 3 | 0 | 1 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Quinary | 5 | 0 | 1 | 2 | 3 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |
| Octal | 8 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |  |  |  |  |  |  |
| Decimal | 10 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |  |  |  |  |  |  |  |
| Hexadecimal | 16 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E |  | F |

Note: The systems in BOLD are discussed further and others are for reference only.
Thus radix of binary is 2 , that of octal is 8 and that of hexadecimal is 16 . The hexadecimal is an exception with 16 digits and uses digits 0-9 (10 digits) and CAPITAL alphabets ( $A-F$ ) where ( $A=10$, $B=11, C=12, D=13, E=14, F=15)$

Let us discuss about position and weight of number systems.
Example: Let us consider a Decimal number 8279.312

| Decimal Number | 8 | 2 | 7 | 9 | . | 3 | 1 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 3 | 2 | 1 | 0 | $\leftrightarrow$ | -1 | -2 | -3 |
| Weight $~=~\left(R a d i x ~^{\text {Position }}\right.$ ) | $10^{3}$ | $10^{2}$ | $10^{1}$ | $10^{0}$ |  | $10^{-1}$ | $10^{-2}$ | $10^{-3}$ |
|  | 1000 | 100 | 10 | 1 |  | 0.1 | 0.01 | 0.001 |

As shown in the above table, position increases from floating point to the left and decreases after floating point to the right. Weight of any position is Radix ${ }^{\text {position }}$. For example, weight of position 2 is $10^{2}=100=$ hundred.

So tables denoting position and weights are shown below for other systems.

| Binary Number | 1 | 0 | 1 | 1 | . | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 3 | 2 | 1 | 0 | $\leftrightarrow$ | -1 | -2 | -3 |
| Weight $^{*}$ (Radix ${ }^{\text {Position }}$ ) | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |  | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |
|  | 8 | 4 | 2 | 1 |  | 0.5 | 0.25 | 0.125 |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

| Octal Number | 3 | 6 | 7 | 2 | . | 1 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 3 | 2 | 1 | 0 | $\leftrightarrow$ | -1 | -2 | -3 |
| Weight $=($ Radix | Position $)$ | $8^{3}$ | $8^{2}$ | $8^{1}$ | $8^{0}$ |  | $8^{-1}$ | $8^{-2}$ |
|  | 512 | 64 | 8 | 1 |  | 0.125 | 0.0625 | 0.001953125 |


| Hexadecimal Number | D | 6 | 4 | E | . | A | 3 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 3 | 2 | 1 | 0 | $\leftrightarrow$ | -1 | -2 | -3 |
| Weight $=\left(\right.$ Radix ${ }^{\text {Position }}$ ) | $16^{3}$ | $16^{2}$ | $16^{1}$ | $16^{0}$ |  | $16^{-1}$ | $16^{-2}$ | $16^{-3}$ |
|  | 4096 | 256 | 16 | 1 |  | 0.5 | 0.00390625 | 0.000244140625 |

Weights and position play important role in conversions from one number system to other.
Note: Each number is called digit in decimal, octal and hexadecimal system but in binary each is called bit.

Solve the questions below:
What is base or radix of a number?
Write the weights of (1.) 1110.1101b, (2.)3579.2178d, (3.) (7543.215) 8 and (4.) 9AD.E347h

## Representation of numbers:

The below table shows two methods of representation of number systems when all are mixed and used in a system

Method 1: Writing the number in braces and using subscript of the number radix at the end of the number as shown in column 2 of the table shown below. (Number) radix

Method 2: Writing the number using alphabets like b, o, d and $\mathbf{h}$ for binary, octal, decimal and hexadecimal respectively as shown in column 3 of the table shown below. (Number)radix Writing binary, decimal and hexadecimal is not a problem. But while writing octal, alphabet o confuses for number 0 , thus method 1 is extensively followed for octal numbers.

| NUMBER SYSTEM | Method 1 Representation: <br> USING RADIX AS SUBSCRIPT | Method 2 Representation: <br> USING ALPHABET AT END |
| :--- | :---: | :---: |
| Binary | $(110101.1101)_{\mathbf{2}}$ | $110101.1101 \mathbf{b}$ |
| Octal | $(3472.2561)_{\mathbf{8}}$ | 3472.25610 (NOT TO BE USED) |
| Decimal | $(4569.2345)_{10}$ | $4569.2345 \mathbf{d}$ |
| Hexadecimal | $(3 \mathrm{~A} 49 \mathrm{E} .15 \mathrm{FC})_{16}$ | 3A49E.15FCh |

Solve the questions below:
How to represent a decimal, a binary, an octal and a hexadecimal number?

### 1.1.2 NUMBER SYSTEM CONVERSIONS FROM ONE TO ANOTHER:

Three methodologies are discussed here where

1. First one being converting decimal to others,
2. Second being converting others to decimal and

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

3. The third being Binary to Octal/ Hexadecimal and vice versa

The first one of converting Decimal to others discussed below

### 1.1.2.1. Decimal to others

For converting decimal number to others, the decimal number is split into integer number before floating point and number after floating number.

For Example: If the Decimal number is 95.215 , then the number is split into 95 Integer) and . 215 (floating number)

For the integer part use Successive Euclidean Division method and for the fractional part use Successive Euclidean Multiplication method.

| Decimal Number | 95.215d |  |
| :---: | :---: | :---: |
| Split into integer and fraction parts | 95 (Integer Part) | .215 (Fractional part) |
| Use Successive Euclidean methods <br> separately for each part | Successive Euclidean | Successive Euclidean |
| Division method | Multiplication method |  |

Successive Euclidean Division method: (For Integer Part Only)

| Here for Division, the divisor is R2 (the Radix of the number system to be converted to.) <br> R2 for binary is 2 <br> R2 for octal is 8 <br> R2 for hexadecimal is 16 | 95 (Whole Number Part) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Divisor Divident <br> R2 Integer <br>   <br>  R2 |  | Remainder |  | Direction |  |
|  |  |  |  |  |  |  |
|  | R2 | $\begin{aligned} & \hline \text { Quotient1 } \\ & \hline \text { Quotient2 } \end{aligned}$ | -Remainder1 |  |  | - |
|  | R2 |  | -Remainder2 |  | - |  |
|  | R2 | Quotient3 | -Remainder3 |  |  |  |
|  |  | Continues till Quotient is less than divisor |  |  |  | visor |
| The Converted Integer part is | Quotient3 | Remainder3 | Remainder2 |  | Remainder1 |  |
| Decimal to Binary conversion Suppose it is converted to binary R2 is 2 (Radix) | Divisor222222 | Dividend 95 | Remainder |  |  | Direction |
|  |  | 47 |  | 1 |  | - |
|  |  | 28 |  | 1 |  | , |
|  |  | 14 |  | 0 |  | - |
|  |  | 7 |  | 0 |  | + |
|  |  | 3 |  | 1 |  |  |
|  |  | 1 |  | 1 |  | - |
|  |  | $\Rightarrow$ |  | $\Rightarrow$ |  |  |
| The Integer part of converted binary is written in the direction shown | $\Rightarrow$ | $\Rightarrow \quad \Rightarrow$ | $\rightarrow$ | $\Rightarrow \quad-$ | $\rightarrow$ | $\Rightarrow$ |
|  | 1 | 1 1 | 0 | 0 | 1 | 1 |
|  | 95d=1110011b |  |  |  |  |  |

Successive Euclidean Multiplication method: (For Fractional part only)

|  | .215 (Fractional part) |
| :--- | :---: |
|  | Successive Euclidean Multiplication method |

```
SATHYABAMA UNIVERSITY
SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```



## Thus binary equivalent to 95.215d=1110011.0011b *(rounded to 4 fractional bits)

a) Decimal to Binary conversion:

|  | Convert 95.215d to binary Integer part =95 Fractional part $=\mathbf{. 2 1 5}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Decimal to Binary conversion | Divisor | Divident | Remainder | Direction |
| Suppose Integer | 2 | 95 |  |  |
| part is converted to | 2 | 47 | 1 | - |
| binary divided by 2 | 2 | 28 | 1 | - |
| (Binary Radix) | 2 | 14 | 0 | - |

```
    SATHYABAMA UNIVERSITY
    SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```



## Thus binary equivalent to $95.215 d=1110011.0011 b$ *(rounded to 4 fractional bits)

b) Decimal to Octal conversion:


> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1


Thus Octal equivalent to $95.215 \mathrm{~d}=(137.15605)_{8} *$ (rounded to 5 fractional digits)

```
SATHYABAMA UNIVERSITY
SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

c) Decimal to Hexadecimal conversion:

|  | $\begin{gathered} \text { Convert 95.215d to Hexadecimal } \\ \text { Integer part }=95 \\ \text { Fractional part }=.215 \\ \hline \end{gathered}$ |
| :---: | :---: |
| Decimal to Hexadecimal conversion Suppose Integer part is converted to Hexadecimal divided by 16 (Hexadecimal Radix) Successive Euclidean Division Method | Divisor     <br> 16 Dividend <br> 95  Remainder <br> $\mathbf{5}$ Direction <br>      <br> 15 cannot be written as double digit in hexadecimal because 15d=Fh in hexadecimal (given in bracket) $10 \mathrm{~d}=\mathrm{Ah}, 11 \mathrm{~d}=\mathrm{Bh}, 12 \mathrm{~d}=\mathrm{Ch}, 13 \mathrm{~d}=\mathrm{Dh}, 14 \mathrm{~d}=\mathrm{Eh}, 15 \mathrm{~d}=\mathrm{Fh}$ |
| The Integer part of converted Hexadecimal is written in the direction shown | $\Rightarrow$ $\Rightarrow$ <br> 5 $F$  <br> $95 \mathrm{~d}=5 \mathrm{Fh}$  |
| Decimal to Hexadecimal conversion Suppose fractional part is converted to Hexadecimal multiplied by 16 (Hexadecimal Radix) Successive Euclidean Multiplication Method | Multiplication of <br> fraction only product Integer <br> part Direction <br> $0.215 \times 16=$ $\mathbf{3 . 4 4}$ $\mathbf{3}$  <br> $0.44 \times 16=$ $\mathbf{7 . 0 4}$ $\mathbf{7}$  <br> $0.04 \times 16=$ $\mathbf{0 . 6 4}$ $\mathbf{0}$  <br> $0.64 \times 16=$ $\mathbf{1 0 . 2 4}$ $\mathbf{1 0}(\mathbf{A})$  <br> $0.24 \times 16=$ $\mathbf{3 . 8 4}$ $\mathbf{3}$  <br> The number can be multiplied till it ends but if it is a recurring number, it can be stopped at any point |
| The fraction part of converted <br> Hexadecimal is written in the direction shown | $0.215 \mathrm{~d}=0.370 \mathrm{~A} 3 \mathrm{~h}$ <br> The answer is absolute answer, Since it has been stopped at $5^{\text {th }}$ multiplication and the number is recurring. This answer is rounded off to 5 fractional points. |
| The integer part and fractional part shall be joint together as single number | Full number $=$ Integer part.fractional part <br> $95.215 \mathrm{~d}=5 \mathrm{~F} .370 \mathrm{~A} 3 \mathrm{~h}$ |

Thus Hexadecimal equivalent to 95.215d= 5F.370A3h * (rounded to 5 fractional digits)
Thus the conversion from decimal to binary/octal/hexadecimal has been discussed.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.1.2.2. Others to decimal

For converting other system of numbers like binary/octal/hexadecimal to decimal, position and weight of the number is considered. The method used is position with weight multiplication.

For Example: Any other number AA.AAA is considered.
Let radix of the number is Y .

| Number | A | A | . | A | A | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 1 | 0 |  | -1 | -2 | -3 |
| Weight | $\mathbf{Y}^{1}$ | $Y^{0}$ |  | $\mathbf{Y}^{-1}$ | $\mathbf{Y}^{-2}$ | $\mathbf{Y}^{-3}$ |
| Digit/Bit x Weight | $\mathrm{A} \times \mathrm{Y}^{1}=\mathbf{E}^{\mathbf{1}}$ | $A \times Y^{0}=\mathbf{E}^{0}$ |  | $A \times Y^{-1}=E^{-1}$ | $A \times Y^{-2}=E^{-2}$ | $A \times Y^{-3}=E^{-3}$ |
| Converted to Decimal Number | $\mathrm{E}^{1}+\mathrm{E}^{0}$ |  | . | $\mathrm{E}^{-1}+\mathrm{E}^{-2}+\mathrm{E}^{-3}$ |  |  |
|  | Sum Integer part separately |  | - | Sum Fractional part separately |  |  |
|  | Integer part. Fractional part |  |  |  |  |  |

As shown in above table, each digit/bit is multiplied by its weight, (Where weight of the number is radix of the number POWER to its position from the fractional point=Radix ${ }^{\text {position }}$ ). Then summed integer part and summed fractional part are joined together as shown in the above table. This is the converted decimal number.

## Binary to Decimal Number:

Example: Converting binary number (11.011b) to Decimal

| Number | 1 | 1 | . | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 1 | 0 | . | -1 | -2 | -3 |
| Weight | $2^{1}$ | $2^{0}$ | . | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |
|  | 2 | 1 |  | 0.5 | 0.25 | 0.125 |
| Bit x Weight | $1 \times 2^{1}$ | $1 \times 2^{0}$ |  | $0 \times 2^{-1}$ | $1 \times 2^{-2}$ | $1 \times 2^{-3}$ |
|  | $1 \times 2$ | 1x 1 |  | $0 \times 0.5$ | $1 \times 0.25$ | $1 \times 0.125$ |
|  | 2 | 1 | . | 0 | 0.25 | 0.125 |
| Converted to Decimal Number | 2+1=3 |  | . | $0+0.25+0.125=0.375$ |  |  |
|  |  |  |  | 3.375 |  |  |

Hence Binary number (11.011b) =3.375d (Decimal)

## Octal to Decimal Number:

Example: Converting Octal number $\left[(73.245)_{8}\right]$ to Decimal

| Number | 7 | 3 | . | 2 | 4 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 1 | 0 | . | -1 | -2 | -3 |
| Weight | $8^{1}$ | $8^{0}$ | . | $8^{-1}$ | $8^{-2}$ | $8^{-3}$ |
|  | 8 | 1 |  | 0.125 | 0.015625 | 0.001953125 |
| Digit $\times$ Weight | $7 \times 8^{1}$ | $3 \times 8{ }^{0}$ | . | $2 \times 8^{-1}$ | $1 \times 8^{-2}$ | $5 \times 8^{-3}$ |
|  | $7 \times 8$ | $3 \times 1$ | . | $2 \times 0.125$ | $4 \times 0.015625$ | $5 \times 0.001953125$ |
|  | 56 | 3 |  | 0.25 | 0.0625 | 0.009765625 |
| Converted to Decimal Number | 56+3=59 |  | . | $0.25+0.0625+0.009765625=0.322265625$ |  |  |
|  | 59.322265625d |  |  |  |  |  |
|  | 59.32227d (Rounded to 5 floating points) |  |  |  |  |  |

Hence Octal number $(\mathbf{7 3 . 2 4 5})_{\mathbf{8}}=\mathbf{5 9 . 3 2 2 6 5 6 2 5 d}$ (Decimal)

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## Hexadecimal to Decimal Number:

Example: Converting Hexadecimal number (5F.37Bh) to Decimal

| Number | 5 | F |  | 3 | 7 | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Position | 1 | 0 |  | -1 | -2 | -3 |
| Weight | $16^{1}$ | $16^{0}$ |  | $16^{-1}$ | $16^{-2}$ | $16^{-3}$ |
|  | 16 | 1 |  | 0.0625 | 0.00390625 | 0.000244140625 |
| Digit x Weight | $5 \times 16^{1}$ | $\mathrm{F}(15) \times 16^{0}$ |  | $3 \times 16^{-1}$ | $7 \times 16^{-2}$ | $\mathrm{B}(11) \times 16^{-3}$ |
|  | $5 \times 16$ | $15 \times 1$ |  | $3 \times 0.0625$ | $7 \times 0.00390625$ | $11 \times 0.00244140625$ |
|  | 80 | 15 |  | 0.1875 | 0.02734375 | 0.002685546875 |
| Converted to Decimal Number | $80+15=95$ |  |  | $\begin{aligned} & 0.1875+0.02734375+0.002685546875 \\ &=0.217529296875 \end{aligned}$ |  |  |
|  | 95.217529296875d |  |  |  |  |  |
|  | 95.21753d (Rounded to 5 floating points) |  |  |  |  |  |

Hence Hexadecimal number 5F.37Bh =95.217529296875d (Decimal)
Thus the conversion from binary/octal/hexadecimal to decimal has been discussed.

### 1.1.2.3 Binary to Octal/Hexadecimal and Vice-versa

## (a) Binary to Octal Number

If any binary number is to be converted to octal, group of three (3) bits are formed with both sides of the fractional point. Fractional point is the reference.

| Binary Number | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $b_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | . | $\mathrm{b}_{-1}$ | b-2 | b-3 | b-4 | b-5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | $\cdots$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\omega$ | $\bullet$ | . | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Group <br> In <br> 3 bits | $\mathrm{b}_{7}$ |  |  | $b_{5} b_{4} b^{\text {b }}$ |  |  | $\mathrm{L}_{2} \mathrm{~b}_{1}$ |  | . |  | $\mathrm{b}_{-2} \mathrm{~b}-3$ |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Add 0 as prefix for Integer part Add 0 as suffix for Fractional part if group is less than 3 bits | $0 b_{7}$ |  |  | $b_{4}$ |  |  | $\mathrm{z}_{2} \mathrm{~b}_{1}$ |  | . |  | $\mathrm{b}_{-2} \mathrm{~b}-3$ |  | b-4 | -5 |
| Each group is converted into a octal number | O |  |  | $\mathrm{O}_{1}$ |  |  | $\mathrm{O}_{0}$ |  | . |  | O-1 |  |  |  |
| Final Octal Converted number | $\mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0} \mathrm{O}_{-1} \mathrm{O}_{-2}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert binary to octal
Thus Binary number $\mathbf{b}_{\mathbf{7}} \mathbf{b}_{\mathbf{6}} \mathbf{b}_{\mathbf{5}} \mathbf{b}_{\mathbf{4}} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{\mathbf{2}} \mathbf{b}_{\mathbf{1}} \cdot \mathbf{b}_{-\mathbf{1}} \mathbf{b}_{-\mathbf{2}} \mathbf{b}_{-\mathbf{3}} \mathbf{b}_{-\mathbf{4}} \mathbf{b}_{-5}$ is converted to octal number ( $\left.\mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0} . \mathrm{O}_{-1} \mathrm{O}_{-2}\right)_{8}$

```
                                    SATHYABAMA UNIVERSITY
        SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

Example: convert 1101111.10011b to octal number

| Binary Number | 1 | 1 | 0 | 1 | 1 | 1 | 1 | . | 1 | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | $\bullet$ | - | $\cdots$ | $\bullet$ | $\leftarrow$ | $\cdots$ | . | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Group In 3 bits | 1 |  | 101 |  |  | 111 |  | . |  | 100 |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Add 0 as prefix for Integer part Add 0 as suffix for Fractional part if group is less than 3 bits | 001 |  | 101 |  |  | 111 |  | . |  | 100 |  |  |  |
| Each group is converted into a octal number | 1 |  | 5 |  |  | 7 |  | . |  | 4 |  |  |  |
| Final Octal Converted number | $(157.46)_{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert octal to binary
Hence 1101111.10011b $=(157.46)_{8}$

## (b) Binary to Hexadecimal Number

If any binary number is to be converted to hexadecimal, group of four (4) bits are formed with both sides of the fractional point. Fractional point is the reference.

| Binary Number | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $b_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ |  | $\mathrm{b}_{-1}$ | b-2 | b-3 | b-4 | b-5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | $\cdots$ | $\leqslant$ | $\bullet$ | $\cdots$ | $\bullet$ | $\cdots$ | $\bullet$ |  | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Group In 4 bits | $\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4}$ |  |  |  | $b_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  |  |  |  | $\mathrm{b}_{-1} \mathrm{~b}_{-2} \mathrm{~b}_{-3} \mathrm{~b}_{-4}$ |  |  |  | $\mathrm{b}_{-5}$ |
| Add 0 as prefix for integer part Add 0 as suffix for Fractional part if group is less than 4 bits | $\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4}$ |  |  |  |  | $\mathrm{b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  |  |  | $\mathrm{b}_{-1} \mathrm{~b}_{-2} \mathrm{~b}_{-3} \mathrm{~b}_{-4}$ |  |  |  | b-5000 |
| Each group is converted into a Hexadecimal number | $\mathrm{H}_{1}$ |  |  |  |  | $\mathrm{H}_{0}$ |  |  |  | $\mathrm{H}_{-1}$ |  |  |  | H-2 |
| Final Hexadecimal Converted number | $\mathbf{H}_{\mathbf{2}} \mathbf{H}_{\mathbf{1}} \mathrm{H}_{\mathbf{0}} \mathbf{.} \mathbf{H - 1}_{\mathbf{1}} \mathrm{H}_{\mathbf{- 2}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert binary to Hexadecimal Thus Binary number $\mathbf{b}_{\mathbf{7}} \mathbf{b}_{6} \mathbf{b}_{\mathbf{5}} \mathbf{b}_{\mathbf{4}} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{\mathbf{2}} \mathbf{b}_{\mathbf{1}} \cdot \mathbf{b}_{\mathbf{- 1}} \mathbf{b}_{-\mathbf{2}} \mathbf{b}_{-\mathbf{3}} \mathbf{b}_{-\mathbf{4}} \mathbf{b} \mathbf{b}_{\mathbf{5}}$ is converted to Hexadecimal number $\mathbf{H}_{1} \mathbf{H}_{0} \cdot \mathbf{H}_{\mathbf{1}} \mathbf{H}_{\mathbf{- 2}}$

Example: convert 1101111.10011b to Hexadecimal number

| Binary Number | 1 | 1 | 0 | 1 | 1 | 1 | 1 | . | 1 | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | - | $\leqslant$ | $\leqslant$ | $\bullet$ | $\bullet$ | $\leqslant$ | . | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Group In 4 bits |  | 110 |  |  |  |  |  | . |  |  |  |  | 1 |
| Add 0 as prefix for integer part Add 0 as suffix for Fractional part if group is less than 4 bits |  | 0110 |  |  |  |  |  | . |  |  |  |  | 1000 |
| Each group is converted into a Hexadecimal number |  | 6 |  |  |  |  |  | . |  |  |  |  | 8 |
| Final Hexadecimal Converted number |  | 6F.98h |  |  |  |  |  |  |  |  |  |  |  |

## Hence 1101111.10011b $=6$ F.98h

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert binary to hexadecimal

## (c) Octal to Binary Number

If any octal number is to be converted to binary, each octal digit is replaced by equivalent three (3) binary bits. Fractional point is the reference.

| Octal Number to be Converted to Binary number | $\mathrm{O}_{2}$ |  |  | $\mathrm{O}_{1}$ |  |  | $\mathrm{O}_{0}$ |  |  | . | O-1 |  |  | O-2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\oplus$ | $\bullet$ | $\bullet$ | $\dagger$ | $\bullet$ | . | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Convert each Digit into 3 binary bits | $\mathrm{b}_{8} \mathrm{~b}_{7} \mathrm{~b}_{6}$ |  |  | $b_{5} b_{4} b_{3}$ |  |  | $\mathrm{b}_{2} \mathrm{~b}_{1} \mathrm{~b}_{0}$ |  |  | . | $\mathrm{b}_{-1} \mathrm{~b}_{-2} \mathrm{~b}_{-3}$ |  |  | $\mathrm{b}_{-4} \mathrm{~b}_{-5} \mathrm{~b}_{-6}$ |  |  |
| Binary Number | $\mathrm{b}_{8}$ | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | . | $\mathrm{b}_{-1}$ | b-2 | b-3 | b-4 | b-5 | $\mathrm{b}_{-6}$ |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert binary to octal
Thus octal number $\mathbf{O}_{2} \mathbf{O}_{\mathbf{1}} \mathbf{O}_{\mathbf{0}} \mathbf{O - 1}_{-1} \mathbf{O}_{-2}$ is converted to Binary number

$$
\mathbf{b}_{8} \mathbf{b}_{7} \mathbf{b}_{6} \mathbf{b}_{5} \mathbf{b}_{4} \mathbf{b}_{3} \mathbf{b}_{3} \mathbf{b}_{2} \mathbf{b}_{1} \cdot \mathbf{b}_{-1} \mathbf{b}_{-2} \mathbf{b}_{-3} \mathbf{b}_{-4} \mathbf{b}_{-5} \mathbf{b}_{-6}
$$

Example: convert (157.46) $\mathbf{8}_{8}$ to binary number

| Octal Number to be Converted to Binary number | 1 |  |  | 5 |  |  | 7 |  |  |  | 4 |  |  | 6 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\cdots$ | $\bullet$ | $\cdots$ | $\bullet$ | $\leqslant$ | $\bullet$ | $\cdots$ | - | $\bullet$ |  | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Convert each Digit into 3 binary bits |  | 001 |  |  | 101 |  |  | 111 |  |  |  | 100 |  |  | 110 |  |
| Binary Number | 1101111.10011b |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert octal to binary

## Hence $\mathbf{( 1 5 7 . 4 6 )}_{\mathbf{8}}=\mathbf{1 1 0 1 1 1 1 . 1 0 0 1 1 b}$

## (d) Hexadecimal to Binary Number

If any hexadecimal number is to be converted to binary, each hexadecimal digit is replaced by equivalent four (4) binary bits. Fractional point is the reference.

| Hexadecimal Number to be Converted to Binary number | $\mathrm{H}_{1}$ |  |  |  | $\mathrm{H}_{0}$ |  |  |  |  | $\mathrm{H}_{-1}$ |  |  |  | $\mathrm{H}_{-2}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Convert each Digit into 4 Equivalent binary bits | $b_{7} b_{6} b_{5} b_{4}$ |  |  |  | $b_{3} b_{2} b_{1} b_{0}$ |  |  |  |  | $\mathrm{b}_{-1} \mathrm{~b}_{-2} \mathrm{~b}_{-3} \mathrm{~b}_{-4}$ |  |  |  | $\mathrm{b}_{-5} \mathrm{~b}_{-6} \mathrm{~b}_{-7} \mathrm{~b}_{-8}$ |  |  |  |
| Binary Number | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ |  | b-1 | b-2 | b-3 | b-4 | b-5 | b-6 | b-7 | b-8 |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert Hexadecimal to binary Thus Hexadecimal number $\mathbf{H}_{\mathbf{1}} \mathbf{H}_{\mathbf{0}} \cdot \mathbf{H}_{\mathbf{-}} \mathbf{H}_{\mathbf{- 2}}$ is converted to Binary number $\mathbf{b}_{\mathbf{7}} \mathbf{b}_{6} \mathbf{b}_{\mathbf{5}} \mathbf{b}_{\mathbf{4}} \mathbf{b}_{3} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{\mathbf{2}} \mathbf{b}_{\mathbf{1}} \cdot \mathbf{b}_{-1} \mathbf{b}_{-2} \mathbf{b}_{\mathbf{3}} \mathbf{b}_{-4} \mathbf{b}_{-5} \mathbf{b}_{-6} \mathbf{b}_{-7} \mathbf{b}_{-8}$

Example: convert 6F.98h to binary number

| Hexadecimal <br> Number <br> to be <br> Converted to <br> Binary | 6 | F | . | 9 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- |

```
    SATHYABAMA UNIVERSITY
    SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

| number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direction of Grouping | $\bullet$ | - | $\bullet$ | $\omega$ | $\cdots$ | $\bullet$ | $\bullet$ | $\bullet$ |  | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ | $\Rightarrow$ |
| Convert each Digit into 4 Equivalent binary bits | 0110 |  |  |  | 1111 |  |  |  |  | 1001 |  |  |  | 1000 |  |  |  |
| Binary Number | 1101111.10011b |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: Check reference table: 1.1.2.3 at the end of the chapter to convert Hexadecimal to binary
Thus Hexadecimal number 6F.98h is converted to Binary number 1101111.10011b

## Table:1.1.2.3.

REFERENCE TABLE-for octal/Hexadecimal to binary conversion and vice versa

| OCTAL | Binary <br> Equivalent <br> (3 Bits) |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |


| HEXADECIMAL | Binary <br> Equivalent <br> (4 Bits) |
| :---: | :---: |
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |
| 8 | 1000 |
| 9 | 1001 |
| A | 1010 |
| B | 1011 |
| C | 1100 |
| D | 1101 |
| E | 1110 |
| F | 1111 |

Solve the questions below:
Convert the following to equivalent binary number
(1.) $564.689 d,(2.)(732.672)_{8}$, (3.) FA5.37Bh

Convert the following to equivalent Decimal number
(1.) 110111.111101 b , (2.) $(732.672)_{8}$, (3.) FA5.37Bh

Convert the following to equivalent Hexadecimal number
(1.) $110111.111101 b,(2.)(732.672)_{8},(3)$.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## Binary System

Binary system is extensively used in machines. The language used for communication inside digitized machines is machine language comprising of orderly way of binary system.

Binary system uses two digits 0 and 1 called individually as bit. So bit is the basic unit of binary system.
10 are single bit numbers, 00, 01, 10, 11 are two-bit numbers and so on.

| TECHNICAL NAME | BIT | NIBBLE | BYTE |
| :---: | :---: | :---: | :---: |
| NO. OF BITS | Single bit | Four bits | Eight bits |
| EXAMPLE | 1 or 0 | 1110 | 11100101 |

Group of 4-bit are termed as NIBBLE, group of 8-bit are termed as BYTE.
WORD-SIZE or WORD-LENGTH is a term used in computers which denotes the number of bits; the machine can handle at one instance.

What is a complement?
For bit 0 , bit 1 is the complement and for bit 1 , bit 0 is the complement.
What is 1's complement?
For a binary word, taking complement for each bit is termed as 1 's complement.
For 1001 , 1 's complement is 0110 . We can see each bit is complemented individually.
4-bit number

|  | MSB |  |  | LSB |
| ---: | :---: | :---: | :---: | :---: |
| Weight | $\mathbf{8}$ | $\mathbf{4}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| Binary Number | 1 | 1 | 1 | 1 |

## 8-bit number

|  | MSB |  |  |  |  |  |  | LSB |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Weight | $\mathbf{1 2 8}$ | $\mathbf{6 4}$ | $\mathbf{3 2}$ | $\mathbf{1 6}$ | $\mathbf{8}$ | $\mathbf{4}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| Binary Number | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

MSB - MOST SIGNIFICANT BIT- the bit at the left most end of any binary word MSB - the bit that has highest weight and so termed MOST SIGNIFICANT BIT
LSB - LEAST SIGNIFICANT BIT - the bit at the Right most end of any binary word
LSB - the bit that has lowest weight and so termed LEAST SIGNIFICANT BIT

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.2 Binary Codes

Binary code is which assigns binary word to each symbol or instruction. Like alphabet ' A ' can be assigned a binary word 110111 termed as code for letter ' $A$ '.
Let us see some of the binary codes:

## Binary Code 1: BCD (Binary Coded Decimal)

The BCD (Binary Coded decimal) or otherwise termed as '8421' code comprises of four-bit binary equivalent for each decimal digit $0-9$. (Fixed-width) as name states the each decimal digit is encoded in its binary form.

Usually BCD can be represented by using four-bit (Nibble) or eight-bit (Byte) binary equivalent for each decimal digit from 0 to 9. But 4-bit representation is taken as common one.

## Table- A 4-bit BCD code for equivalent for each Decimal Digit

| Decimal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD | $\mathbf{0 0 0 0}$ | $\mathbf{0 0 0 1}$ | $\mathbf{0 0 1 0}$ | $\mathbf{0 0 1 1}$ | $\mathbf{0 1 0 0}$ | $\mathbf{0 1 0 1}$ | $\mathbf{0 1 1 0}$ | $\mathbf{0 1 1 1}$ | $\mathbf{1 0 0 0}$ | $\mathbf{1 0 0 1}$ |

BCD code for some decimal numbers are shown in the following tables

| Decimal | 1 | 0 |
| :--- | :---: | :---: |
| BCD | $\mathbf{0 0 0 1}$ | $\mathbf{0 0 0 0}$ |


| Decimal | 4 | 9 |
| :--- | :---: | :---: |
| BCD | $\mathbf{0 1 0 0}$ | $\mathbf{1 0 0 1}$ |


| Decimal | 3 | 5 | 7 |
| :--- | :---: | :---: | :---: |
| BCD | $\mathbf{0 0 1 1}$ | $\mathbf{0 1 0 1}$ | $\mathbf{0 1 1 1}$ |

The decimal 10d is written as 0001 0000, 49d as 01001001 and 358 as 001101010111 in BCD. This is termed as 8421 code because the four-bit position weights from MSB to LSB are 8421 respectively.

| Decimal | 6 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Weights | $\mathbf{8}$ | $\mathbf{4}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| BCD | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

In the above table, when we add the weights where bit 1 appears below the particular weights. Now in the above table, bit 1 appears where weights are 4 and 2 . If 4 and 2 are added we get the decimal number.

Example:

| Decimal | 9 |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Weights | $\mathbf{8}$ | $\mathbf{4}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| BCD | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

In the above table, adding weights 8 and 1 where bits are 1 , we get $9(=8+1)$ which is the decimal equivalent of the BCD code 1001.
$B C D$ is a weighted code because it uses weights while encoding. Weighted code is one that uses position and its weight while coding. As stated in above tables we can see the addition of respective weights whose bits are 1 , it equals the decimal number.

## Binary Code 2: Excess-3 Code

It is also nearly a four-bit representation like BCD code. It is just a BCD representation added with binary 3 for each decimal.

| Decimal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD | $\mathbf{0 0 0 0}$ | $\mathbf{0 0 0 1}$ | $\mathbf{0 0 1 0}$ | $\mathbf{0 0 1 1}$ | $\mathbf{0 1 0 0}$ | $\mathbf{0 1 0 1}$ | $\mathbf{0 1 1 0}$ | $\mathbf{0 1 1 1}$ | $\mathbf{1 0 0 0}$ | $\mathbf{1 0 0 1}$ |
| Excess -3 | $\mathbf{0 0 1 1}$ | $\mathbf{0 1 0 0}$ | $\mathbf{0 1 0 1}$ | $\mathbf{0 1 1 0}$ | $\mathbf{0 1 1 1}$ | $\mathbf{1 0 0 0}$ | $\mathbf{1 0 0 1}$ | $\mathbf{1 0 1 0}$ | $\mathbf{1 0 1 1}$ | $\mathbf{1 1 0 0}$ |

How excess-3 codes are formed.

|  | Decimal | 5 |
| :---: | :--- | :---: |
|  | BCD | $\mathbf{0 1 0 1}$ |
| $\mathbf{+}$ | Binary Equivalent of 3d | $\mathbf{0 0 1 1}$ |
| $=$ | Excess -3 | $\mathbf{1 0 0 0}$ |

Step 1: Convert each decimal digit into its 4-bit BCD equivalent code.
Step 2: Add 0011 with the BCD equivalent code
Step 3: The final 4-bit code is the Excess-3 Code. Meaning is each BCD is excess 3 of original number. For decimal 5d, the excess-3 code is four-bit binary equivalent of number 8d, which is excess 3d than 5d.

The knowledge of 9's complement is inevitable to learn about self-complement

| Decimal | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9's Complement | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |

The table above shows 9's complement of each decimal. As shown, 9d is 9's complement of decimal 0 d and 6d is 9's complement of decimal 3d.

How to obtain 9's complement?
With a decimal number, if the complement is added the final answer is 9d (maximum value digit in decimal). Thus $6+3=9,3 \mathrm{~d}$ is the complement of decimal 6 d .

What is self-complementing code?
Self-complementing codes have the property that the 9's complement of a decimal number is obtained directly by changing 1's to 0's and 0's to 1's.

Excess-3 is an example of self complementing code.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

| Row | Decimal | Excess -3 | 1's complement | 9's complement |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 6 | 1001 | 0110 | 3 |
| 2 | 3 | 0110 | 1001 | 6 |
|  |  |  |  |  |
| 3 | 4 | 0111 | 1000 | 5 |
| 4 | 5 | 1000 | 0111 | 4 |

In the above table two examples are shown for self-complementing codes.
Taking rows $1 \& 2$ to consideration.
Row 1: 1001 is the excess- 3 code of decimal 6 d , and 0110 is its 1 's complement.
Row 2: But 0110 is the excess-3 code of decimal 3d and 1001 is its 1 's complement.
It proves that 6 and 3 are 9's complements. Their excess-3 codes are 1's complements.
With rows 3 \& 4:
It proves that 4 and 5 are 9's complements. Their excess-3 codes are 1's complements. This property of complementing is called self-complementing. This code is not a weighted code, because the weight of binary equivalent is not equal to the decimal equivalent. For decimal 4d, the excess-3 code is 0111 b, the weight of the code is 7 not 4 . So the code is non-weighted code.

Thus BCD is a weighted code and Excess-3 code is a non-weighted code and selfcomplementing code.

## Binary Code 3: Gray code

Gray code else termed as reflected binary code is one of the non-weighted binary code.
What is a transition?
Assume that when an electrical switch is replaced for each bit in a binary number. Suppose switch ON is considered as bit ' 1 ' and switch OFF is considered as ' 0 ' as shown in the table below.

|  | Binary |
| :---: | :---: |
| Switch OFF | 0 |
| Switch ON | 1 |

Now the decimal numbers 0d and 1d are converted to 2-bit binary equivalent are shown in table below. As shown in the table, switches $A \& B$ are used for each bit. To change from decimal ' 0 ' to ' 1 ', only switch B should be switched ON (Arrow). Switch B should change from 0 to 1 position, ie.. OFF to ON.

| Decimal | 2-bit Binary <br> equivalent |  | Transition <br> $\mathbf{0} \Rightarrow \mathbf{1}, \mathbf{1} \boldsymbol{0}$ |
| :---: | :---: | :---: | :---: |
|  | Switch | Switch |  |
|  | A | B |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $0 \downarrow$ |  |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ to 1 |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

This change is termed as TRANSITION. If 1 is changed to 0 or 0 to 1 it is called transition.
When decimal 0 d is to be changed to 3d, then there needs 2 transitions. Both switches should be changed. Thus it causes two transitions. (Below table)

| Decimal | 2-bit Binary <br> equivalent |  | Transition <br> $\mathbf{0} \Rightarrow \mathbf{1 , 1} 1 \Rightarrow \mathbf{0}$ |
| :---: | :---: | :---: | :---: |
|  | Switch | Switch |  |
|  | A | B |  |
| $\mathbf{0}$ | $0 \downarrow$ | $0 \downarrow$ |  |
| 3 | 1 | 1 | $\mathbf{0}$ to 1 |

When decimal 3d is to be changed to 2d, then there needs 2 transitions. Switch B should be changed from ' 1 ' to ' 0 that is ON to OFF. Thus it causes one transitions. (Below table)

| Decimal | 2-bit Binary <br> equivalent |  | Transition <br> $\mathbf{0} \Rightarrow 1,1 \Rightarrow 0$ |
| :---: | :---: | :---: | :---: |
|  | Switch | Switch |  |
|  | A | B |  |
| 3 | 1 | $1 \downarrow$ |  |
| 2 | 1 | 0 | 1 to 0 |

So three transitions had been discussed till now to understand what a transition is.

Now in the table below, decimal numbers are converted into their equivalent binary numbers in ascending order.

Third column informs about the SWITCHes that transits. Fourth column informs the count of switch transitions.

| Decimal | 4-bit Binary <br> equivalent |  |  | SWITCH <br> Transition |  | Transition <br> count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D |  |  |
| 0 | 0 | 0 | 0 | 0 |  | 1 |
| 1 | 0 | 0 | 0 | 1 | D-0 $\Rightarrow 1$ | 2 |
| 2 | 0 | 0 | 1 | 0 | C-0 $\Rightarrow 1, D-1 \Rightarrow 0$ | 1 |
| 3 | 0 | 0 | 1 | 1 | C-0 $\Rightarrow 1, D-0 \Rightarrow 1$ | 3 |
| 4 | 0 | 1 | 0 | 0 | B-0 $\Rightarrow \mathbf{1}, \mathbf{C - 1} \Rightarrow \mathbf{0}, \mathrm{D}-1 \Rightarrow 0$ | 1 |
| 5 | 0 | 1 | 0 | 1 | D-0 $\Rightarrow 1$ | 2 |
| 6 | 0 | 1 | 1 | 0 | $C-0 \Rightarrow 1, D-1 \Rightarrow 0$ | 1 |
| 7 | 0 | 1 | 1 | 1 | C-0 $\Rightarrow 1, D-0 \Rightarrow 1$ | 4 |
| 8 | 1 | 0 | 0 | 0 | $A-0 \Rightarrow 1, B-1 \Rightarrow 0, C-0 \Rightarrow 1, D-1 \Rightarrow 0$ | 1 |
| 9 | 1 | 0 | 0 | 1 | D-0 $\Rightarrow 1$ |  |

It is seen that the transitions are ambiguous and more than one transition are done when switched from one number to another number. So a code that avoids and has only one transition per number change should be devised. The code is GRAY CODE shown in next table.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Gray code was developed by Frank Gray that only has one transition per number change.

How to convert binary number to Gray code?

## MSB



## BCD TO GRAY CODE

Figure: 1.2.1 Binary to Gray Code Conversion
In the figure 1.2.1 above, the BCD (or binary) is converted to Gray code. Binary 4-bit number $B_{3} B_{2} B_{1} B_{0}(1001)$ is converted to 4-bit Gray code $\left(G_{3} G_{2} G_{1} G_{0}\right)$ by using following steps.
Step 1: MSB is used as such. As shown in figure above, bit $B_{3}$ is kept as 1 . Thus MSB is not changed and the gray code is $\mathrm{G}_{3}$.
Step 2: For next position $B_{2}$, MSB bit $B_{3}$ and $B_{2}$ are compared. When both the bits are same the gray code at position is Binary Bit ' 0 '. If they are different the bit is ' 1 '. In example, both the bits are different, so the gray code at position $\mathrm{G}_{2}$ is bit ' 1 '.
Step 3: For next position $\mathrm{B}_{1}$, Position bit $\mathrm{B}_{2}$ and $\mathrm{B}_{1}$ are compared. When both the bits are same the gray code at position is Binary Bit ' 0 '. If they are different the bit is ' 1 '. In example, both the bits are same (bit ' 0 '), so the gray code at position $\mathrm{G}_{1}$ is bit ' 0 '.
Step 4: For next bits the comparison is continued.
In the table below decimal and relevant Gray code are shown. The transition columns show that only one transition happens per number increment.

```
                                    SATHYABAMA UNIVERSITY
                                    SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
                                    COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

| Decimal | Gray code |  |  |  | SWITCH <br> Transition | Transition <br> count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D |  |  |
| 0 | 0 | 0 | 0 | 0 |  |  |
| 1 | 0 | 0 | 0 | 1 | D-0 $\Rightarrow 1$ | 1 |
| 2 | 0 | 0 | 1 | 1 | C-0 $\Rightarrow 1$ | 1 |
| 3 | 0 | 0 | 1 | 0 | D-1 $\Rightarrow 0$ | 1 |
| 4 | 0 | 1 | 1 | 0 | B-0 $\Rightarrow 1$ | 1 |
| 5 | 0 | 1 | 1 | 1 | D-0 $\Rightarrow 1$ | 1 |
| 6 | 0 | 1 | 0 | 1 | C-1 $\Rightarrow 0$ | 1 |
| 7 | 0 | 1 | 0 | 0 | D-1 $\Rightarrow 0$ | 1 |
| 8 | 1 | 1 | 0 | 0 | A-0 $\Rightarrow 1$ | 1 |
| 9 | 1 | 1 | 0 | 1 | D-0 $\Rightarrow 1$ | 1 |

How to convert Gray code to binary number?
As shown in the figure 1.2.2 below, the method to convert Gray code to BCD (or Binary) is to be followed.

## MSB



Figure: 1.2.2 to Gray Code to Binary Coded Decimal Conversion
It is the same as BCD to Gray code only change is here Binary output and gray code input is compared.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Solve
Try converting the following into Gray code
(1.) $5 d$, (2.) 9d (3.) 30d
(2.) BCD 1011b, (3.) Binary $11001 b$

### 1.3 Binary Arithmetic

Binary arithmetic is also an essential part used in Digital computers.
There are binary addition, subtraction, multiplication and division that shall be discussed further.

### 1.3.1 Binary addition

Here are some rules for binary addition
Two binary bit (A and B) addition - Table

| Rule | A | B | A+B | CARRY | SUM |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | $0+0$ | 0 | 0 |
| 2 | 0 | 1 | $0+1$ | 0 | 1 |
| 3 | 1 | 0 | $1+0$ | 0 | 1 |
| 4 | 1 | 1 | $1+1$ | 1 | 0 |

## Six binary bit addition (A, B, C, D, E and F) - Table

| Rule | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{F}$ | $\mathbf{A + B + C + D + E + F}$ | CARRY- <br> SECOND | CARRY- <br> FIRST | SUM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 1 | 1 | 1 | 0 | 0 | 0 | $1+1+1+0+0+0$ | 0 | 1 | 1 |
| 6 | 1 | 1 | 1 | 1 | 0 | 0 | $1+1+1+1+0+0$ | 1 | 0 | 0 |
| 7 | 1 | 1 | 1 | 1 | 1 | 0 | $1+1+1+1+1+0$ | 1 | 0 | 1 |
| 8 | 1 | 1 | 1 | 1 | 1 | 1 | $1+1+1+1+1+1$ | 1 | 1 | 0 |

The above tables are the key to binary addition and multiplication.

| Binary Addition |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 2 | 1 | 0 | Position |
|  | C1 | CO |  | Carry ( C ) |
|  |  | A1 | A0 | Augend |
| + |  | B1 | B0 | Addend |
|  | C1 | $\mathbf{C 0}+\mathrm{A} 1+\mathrm{B} 1=\mathrm{S} 1$ \& $\mathbf{C 1}$ | $A 0+B 0=S 0$ \& CO | Sum (S) |
| $=$ | C1 | S1 | SO |  |

When two binary numbers $A$ and $B$ are added, their bits are individually added with reference to its positions. Here two bit numbers are shown, in the above table.

The augend number A has bits A 0 and A 1 , the addend number B has bits BO and B 1 .

## SATHYABAMA UNIVERSITY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

The LSB bits AO and BO are added first. The sum generated is SO and the carry generated is CO . The sum SO is kept at same position 0 and carry CO is carried to next higher position 1.

In position 1 , bits $\mathrm{C} 0, \mathrm{~A} 1$ and B 1 are added so as to generate a sum of S 1 and a carry C 1 . The sum S 1 is kept at same position 1 but carry C 1 is carried to next higher position 2.
Since the numbers added have two bits only, the position 2 has only Carry C1. Thus the numbers added sum is C 1 S 1 S 0 .

## Sample addition:

| Row | Decimal | Binary |  |  |  |  |  |  |
| :---: | ---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| $\mathbf{1}$ |  | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |  |
| $\mathbf{2}$ |  | C 3 | C 2 | C 1 | C 0 |  |  |  |
| $\mathbf{3}$ |  | 0 | 0 | 1 | 1 |  | Carry (C) ) |  |
| $\mathbf{4}$ | $\mathbf{9}$ |  | 1 | 0 | 0 | 1 | Augend |  |
| $\mathbf{5}$ | $\mathbf{+ 3}$ |  | 0 | 0 | 1 | 1 | Addend |  |
| $\mathbf{6}$ |  |  | $\mathbf{0 + 1 + 0}$ | $\mathbf{1 + 0 + 0}$ | $\mathbf{1 + 0 + 1}$ | $\mathbf{1 + 1}$ |  |  |
| $\mathbf{7}$ | $\mathbf{= 1 2}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | Sum (S) |  |
| $\mathbf{8}$ |  | C 3 | S 3 | S 2 | S 1 | S 0 |  |  |

The number 9d and 3d are added in the above sample addition. [9d (Augend) and 3d (addend)]
First Number augend 9d whose binary equivalent is a 4-bit number 1001b but second number addend 3 d is a 2-bit number 11 b . So both the numbers should be equal in bit size, thus both the numbers are made 4-bit size. Second number 3d shall be made 4 -bits by adding ' 0 ' as prefix to the binary bits 11 that is $0011 \mathrm{~b}=3 \mathrm{~d}$. This is shown in the above table in rows $4 \& 5$.

First position 0 is considered for addition. The sum S0 is written in the same position 0 in the row 7 and its carry CO is written in the column CO , row 3.

Then second position 1 is considered for addition. The carry CO is also considered for generating the sum S 1 written in the same position 1 in the row 7 and its carry C 1 is written in the column C 1 , row 3.

The remaining positions are also done as done in position 1. The sums $\mathrm{S} 0, \mathrm{~S} 1, \mathrm{~S} 2$ and S 3 are generated with a carry C3. Since in position 4, only carry C3 is available which generates the sum S4.

Now the resultant sum is C3 S3 S2 S1 S0 that is 01100 which can be written as 1100 b equivalent to decimal 12d. (Discarding prefix 0 )

Summary:

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

- Both the numbers to be added should have same number of bits. If not so, bit 0 is appended as prefix to make both the binary numbers equal.
- The final sum is appended with final carry as a prefix. MSB shall be finally generated carry and discarded if carry is 0 .


### 1.3.2 Binary subtraction

Here are some rules for binary subtraction
Two binary bit (A and B) Subtraction - Table

| Rule | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A - B}$ | Borrow | Difference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | $0-0$ | 0 | 0 |
| 2 | 0 | 1 | $0-1$ | 1 | 0 |
| 3 | 1 | 0 | $1-0$ | 0 | 1 |
| 4 | 1 | 1 | $1-1$ | 0 | 0 |


| Binary Subtraction |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
|  | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
|  | BR3 | BR2 | BR1 | Borrow(BR) |
|  |  | A1 | A0 | Minuend |
| - |  | B1 | B0 | Subtrahend |
|  | BR3 | (BR2+A1)-B1=D1 | (BR1+A0)-B0=D0 | Difference (D) |
|  |  | D1 | D0 |  |
| $=$ | BR3 |  |  |  |

Concept of binary Borrow is explained below

|  | 2 | 1 | 0 | Position |
| :---: | :---: | :---: | :---: | :---: |
|  | BR3 | BR2 | BR1 | Borrow(BR) |
|  | $\cdots$ | $4 \underset{1}{4}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |
| Number | $\begin{aligned} & \mathbf{4} \\ & 0 \end{aligned}$ |  |  |  |
|  | When a bit 1 is donated to next lower position, then bit 0 shall be replaced instead of bit 1 | When a bit 1 is borrowed from higher position, then it is equivalent to 2 that is consist 2 bits of 1 each. | When a bit 1 is borrowed from higher position, then it is equivalent to 2 that is consist 2 bits of 1 each |  |

The method of subtraction is explained through a sample subtraction below with the methods explained above.

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## Sample addition:

| Row | Decimal | Binary |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 3 | 2 | 1 | 0 | Position |
| 2 |  | B4 | B3 | B2 | B1 |  |
| 3 |  | $\rightarrow$ | $\begin{gathered} \nexists \Rightarrow \\ 1 \end{gathered}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | Borrow(BR) |
| 4 | 9 | $\pm 0$ | 0 | 0 | 1 | Minuend |
| 5 | -3 | 0 | 0 | 1 | 1 | Subtrahend |
| 6 |  | $(0+0)-0=0$ | $(1+0)-0=1$ | $(1+1)-1=1$ | 1-1=0 |  |
| 7 | $=6$ | 0 | 1 | 1 | 0 | Difference (D) |
| 8 |  | D3 | D2 | D1 | D0 |  |

The number 9d and 3d are SUBTRACTED in the above sample addition. [9d (Minuend) and 3d (Subtrahend)]

First Number Minuend 9d whose binary equivalent is a 4-bit number 1001b but second number subtrahend 3 d is a 2 -bit number 11 b. So both the numbers should be equal in bit size, thus both the numbers are made 4-bit size. Second number 3d shall be made 4 -bits by adding ' 0 ' as prefix to the binary bits 11 that is $0011 \mathrm{~b}=3 \mathrm{~d}$. This is shown in the above table in rows $4 \& 5$.

First position 0 is considered for Subtraction. The difference D0 is 0 as shown in the above table.
Then second position 1 is considered for subtraction. The minuend is smaller (0) than subtrahend (1) and thus direct subtraction cannot be done.

Now for subtraction we need to borrow from higher position 2. But there also the minuend bit 2 is 0 then number can be borrowed from position 3 . When borrowed bit 1 from position 3 to position 2, the bit becomes 0 at position 3 and position 2 has two bit 1 . Similarly now bit 1 is borrowed from position 2 to position 1 . Thus position 1 has two borrow bits of 1 as shown in row 3 of above table. Now position 1 has two borrow bits position 2 has one borrow bit and Minuend bit at position 3 is 0 .

After subtraction [(borrow bits+ Minuend bit)-Subtrahend bit- Difference] we get difference as 0110 which is decimal 6 d .

Than this direct subtraction methods, 1's complement addition and 2's complement addition are adapted.

## 1's complement addition method for Binary subtraction:

What is 1's complement?

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

For a binary word, taking complement for each bit is termed as 1's complement.
For 1001 , 1 's complement is 0110 . We can see each bit is complemented individually.
Steps of 1's complement addition instead of subtraction.
Step 1: 1's complement of Subtrahend is taken.
Step 2: Then the 1's complemented subtrahend is added with minuend.
Step 3:

- Here final carry (MSB) generated is 1 , and then add the carry to the remaining sum becomes the final difference.
- If the final carry (MSB) generated is 0 , then the final difference is the 1 's complement of the sum generated.


## Sample 1's complement subtraction:

## (1.) Subtract 11d - 9d by converting to binary.

(2.) Subtract 9d-11d 9d by converting to binary.

## (1.) Subtract 11d - 9d by converting to binary.

(1) Minuend = 11d, Subtrahend = 9d
$11 d=1011 b, 9 d=1001 b$
Step 1:

- 1's complement of Subtrahend is taken.
- Subtrahend $9 \mathrm{~d}=1001 \mathrm{~b}$ is converted to its 1 's complement, 1 's complement 1001 b is 0110 b Step 2: Then the 1's complemented subtrahend is added with minuend.

Step 3: Here final carry (MSB shown in highlight with thick border) generated is 1, then add the carry to the remaining sum becomes the final difference.

| Decimal Equivalent |  | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |  | Carry |
| 11d |  |  | 1 | 0 | 1 | 1 | Minuend |
| 1's Complement of 9d | + |  | 0 | 1 | 1 | 0 | 1's Complement Subtrahend |
|  |  |  |  |  |  |  |  |
| 1d |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | Sum |
|  | + |  |  |  |  | $\mathbf{1}$ | Add Carry |
| 2d |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Final Difference |

Note: When minuend is greater than subtrahend, the carry generated shall be bit 1.
(2.) Subtract 9d-11d 9d by converting to binary.
(2) Minuend =9d, Subtrahend $=11 \mathrm{~d}$
$9 \mathrm{~d}=1001 \mathrm{~b}, 11 \mathrm{~d}=1011 \mathrm{~b}$
Step 1:

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

- 1 's complement of Subtrahend is taken.
- Subtrahend $11 \mathrm{~d}=1011 \mathrm{~b}$ is converted to its 1 's complement, 1 's complement 1011 b is 0100 b Step 2: Then the 1's complemented subtrahend is added with minuend.

Step 3:

- If the final carry (MSB) generated is 0 , then the final difference is the 1 's complement of the sum generated.

| Decimal Equivalent |  | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  | Carry |
| 9d |  |  | 1 | 0 | 0 | 1 | Minuend |
| 1's Complement of 11d | + |  | 0 | 1 | 0 | 0 | 1's Complement Subtrahend |
|  |  |  |  |  |  |  |  |
| 13d |  |  | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | Sum |
| 2d |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | 1's Complement of Sum <br> Is the Difference |

Note: When minuend is less than subtrahend, the carry generated shall be bit 0 .

## 2's complement addition method for Binary subtraction:

What is 2's complement?
For a binary word, taking complement for each bit is termed as 1's complement and adding bit 1 to it is termed as 2's complement of the number.

For 1001 , 1 's complement is 0110 . We can see each bit is complemented individually. The bit 1 is added.

|  | 1 | 0 |  | 1 | Number (9d) <br> 1's Complement <br> Add Bit 1 <br> 2's Complement |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 |  | 0 |  |
| + |  |  |  | 1 |  |
|  | 0 |  |  | 1 |  |

Steps of 2's complement addition instead of subtraction.
Step 1: 2's complement of Subtrahend is taken.
Step 2: Then the 2's complemented subtrahend is added with minuend.
Step 3:

- Here final carry (MSB) generated is 1 , and then sum discarding the carry shall be the final difference.
- If the final carry (MSB) generated is 0 , then the final difference is the 2 's complement of the sum generated.


## Sample 2's complement subtraction:

(1.) Subtract 11d - 9d by converting to binary.

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

(2.) Subtract 9d - 11d 9d by converting to binary.

## (1.) Subtract 11d - 9d by converting to binary.

(1) Minuend = 11d, Subtrahend = 9d
$11 d=1011 b, 9 d=1001 b$
Step 1:

- 2's complement of Subtrahend is taken.
- Subtrahend $9 \mathrm{~d}=1001 \mathrm{~b}$ is converted to its 2 's complement, 2 's complement 1001 b is 0111 b Step 2: Then the 2's complemented subtrahend is added with minuend.

Step 3:

- Here final carry (MSB shown in highlight with thick border) generated is 1 , and then discard carry, remaining sum becomes the final difference.

| Decimal Equivalent |  | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |  | Carry |
| 11d |  |  | 1 | 0 | 1 | 1 | Minuend |
| 2's Complement of 9d | + |  | 0 | 1 | 1 | 1 | 2's Complement Subtrahend |
|  |  |  |  |  |  |  |  |
| 2d |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Sum |
|  | $\mathbf{+}$ | $\mathbf{4}$ |  |  |  |  | Discard Carry |
| 2d |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Final Difference |

Note: When minuend is greater than subtrahend, the carry generated shall be bit 1.

## (2.) Subtract 9d - 11d 9d by converting to binary.

(2) Minuend $=9 \mathrm{~d}$, Subtrahend $=11 \mathrm{~d}$
$9 \mathrm{~d}=1001 \mathrm{~b}, 11 \mathrm{~d}=1011 \mathrm{~b}$
Step 1:

- 2's complement of Subtrahend is taken.
- Subtrahend $11 \mathrm{~d}=1011 \mathrm{~b}$ is converted to its 2's complement, 2's complement 1011b is 0101b

Step 2: Then the 2's complemented subtrahend is added with minuend.
Step 3:

- If the final carry (MSB) generated is 0 , then the final difference is the 2 's complement of the sum generated.

| Decimal Equivalent |  | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |  | Carry |
| 9d |  |  | 1 | 0 | 0 | 1 | Minuend |
| 2's Complement of 11d | + |  | 0 | 1 | 0 | 1 | 2's Complement Subtrahend |
|  |  | 0 |  |  |  |  | Carry is bit 0 sum shall be 2's <br> complemented |
| 13d |  |  | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | Sum |
|  |  |  | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | 1's Complement of Sum |

```
SATHYABAMA UNIVERSITY
SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

| 2d |  |  | 0 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | 2's Complement of Sum <br> Is the Difference |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: When minuend is less than subtrahend, the carry generated shall be bit 0 .

### 1.3.3 Binary multiplication

It is nearly similar to the known decimal multiplication. Here addition upto six bits are shown separately in different successive tables. Carry generated in positions are shown. This may give us prerequisite study on multiplication when we add upto six bits.


|  | Add three bits- all being 1 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1 + 1 + 1 = 1 1} \mathbf{b}=\mathbf{1 ( s u m ) 1 ( c a r r y )}$ |  |  |  |
|  | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| Here carry generated by position 0 is put in next higher position 1 |  |  |  |  |
|  |  | $\mathbf{1}$ |  | Carry |
|  |  |  |  |  |
|  |  |  | 1 | Number 1 |
|  |  |  | 1 | Number 2 |
| $\mathbf{+}$ |  |  | 1 | Number 3 |
|  |  |  |  |  |
|  |  |  | 1 | Sum |
|  |  | $\mathbf{1}$ | $\mathbf{1}$ | Final Sum (including Carry) |



```
                        SATHYABAMA UNIVERSITY
        SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```



|  | Add Six bits- all being 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1+1+1+1+1+1=110b=0(sum)11(carry) |  |  |  |
|  | 2 | 1 | 0 | Position |
| Here carry generated by position $\mathbf{0}$ is put in next higher positions $\mathbf{2} \& \mathbf{1}$ as 1 \& 1 respectively |  |  |  |  |
|  | 1 | 1 |  | Carry |
|  |  |  |  |  |
|  |  |  | 1 | Number 1 |
|  |  |  | 1 | Number 2 |
|  |  |  | 1 | Number 3 |
|  |  |  | 1 | Number 4 |
|  |  |  | 1 | Number 5 |
| + |  |  | 1 | Number 6 |
|  |  |  |  |  |
|  |  |  | 0 | Sum |
|  | 1 | 1 | 0 | Final Sum (including Carry) |

## Sample Multiplication

Multiply 31d x 14d using binary multiplication.
$31 d=11111 b, 14 d=1110 b$

| Decimal <br> equivalent |  | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | Position |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 15d |  |  |  |  |  | 1 | 1 | 1 | 1 | Multiplicand |
| x 14 d |  |  |  |  |  | 1 | 1 | 1 | 0 | Multiplier |
|  | Carry <br> added to <br> same <br> position | $(5)$ |  | $(3)$ |  |  |  |  |  | Carry from (position shown in <br> brackets) <br> Example: Carry generated in <br> position 3 put in position 5 <br> highlighted |
|  | Carry <br> added to <br> same |  |  | 1 <br> $(4)$ |  | 1 <br> $(2)$ |  |  |  | Carry from next immediate lower <br> position (position shown in <br> brackets) |

Prepared by Dayanandhan K /ETCE

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

|  | position |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $0 \times 1111$ |  |  |  |  | 0 | 0 | 0 | 0 |  |
|  | $1 \times 1111$ |  |  |  | 1 | 1 | 1 | 1 |  |  |
|  | $1 \times 1111$ |  |  | 1 | 1 | 1 | 1 |  |  |  |
|  | $1 \times 1111$ |  | 1 | 1 | 1 | 1 |  |  |  |  |
| $\mathbf{2 1 0}$ |  | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | Product |

### 1.3.4 Binary Division

This is also similar to decimal division.

## Sample Division

Divide 31d x 3d using binary multiplication.
$31 \mathrm{~d}=11111 \mathrm{~b}, 3 \mathrm{~d}=110 \mathrm{~b}$


Thus 31d $\div$ 3d $=$ Quotient 10d=1010b and remainder 1d=01b
Solve the questions below:
Add the following using their equivalent binary numbers
(1.) $25 d+31 d,(2.)(76)_{8}+(13)_{8,}(3) F A h+.37 h$

Subtract the following using their equivalent binary numbers by 2's complement method.
(1.) 45d - 31d, (2.) (76) $-(13)_{8,}$ (3.) FAh -37h

Add the following using their equivalent binary numbers
(1.) $25.32 d+31.21 d$, (2.) $(7.62)_{8}+(1.32)_{8,}$ (3.) FA5h $+37 B h$

Add the following using their equivalent binary numbers
(1.) $25.32 d+31.21 d$, $(2.)(7.62)_{8}+(1.32)_{8,}(3) F A 5 h+.37 B h$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.4 BOOLEAN ALGEBRA AND THEOREMS

### 1.4.1. Boolean Algebra:

In computer language, Boolean is a data-type which only has two values: true or false Thus Boolean variables have only two values true (1) or false (0).

## Boolean variable representation:

If a variable is $A$, then it is considered to be true (1). Thus $A=1$.
If the same variable $A$ is complemented as $\bar{A}$, then it is considered to be false (0). Thus $\bar{A}=0$ Thus $\mathrm{A}=1$ and $\overline{\mathrm{A}}=0$.

Note: Complement can be used in these formats too: $\bar{A}$ (a bar on variable $A$ ) or $A^{\prime}$ (Apostrophe after variable $A$.

The variables often used are $A, B, C, D, E, W, X, Y, Z$

### 1.4.1.1. Boolean operators:

There are two types of Boolean operators: (1) Basic operators, (2) Derived operators.
Basic boolean operators:
There are three basic operators:

1. Negation (NOT) operator,
2. Disjuction (OR) operator and
3. Conjunction (AND) operator

VENN DIAGRAM FOR OPERATORS


Table 1.4.1: Basic Boolean Operators and operations

| BASIC OPERATOR | OPERATION | VARIABLE OPERATION | TRUE OR FALSE | 0 OR 1 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { NOT } \\ & \left({ }^{\prime} \text { or }{ }^{\prime}\right) \end{aligned}$ | $\operatorname{NOT}(\mathrm{A})=\overline{\mathrm{A}}$ ( or $\mathrm{A}^{\prime}$ ) | $\operatorname{NOT}(A)=A^{\prime} \text { or } \overline{\mathrm{A}}$ $\operatorname{NOT}\left(A^{\prime} \text { or } \bar{A}\right)=A$ | $\begin{aligned} & \text { NOT (True)=false } \\ & \text { NOT (False)=True } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { NOT }(0)=1 \\ & \text { NOT }(1)=0 \end{aligned}$ |
| $\begin{aligned} & \text { OR } \\ & (+) \end{aligned}$ | $A+B$ |  | $\begin{aligned} & \text { False + False }=\text { False } \\ & \text { False + True }=\text { True } \\ & \text { True + False= True } \\ & \text { True + True= True } \end{aligned}$ | $\begin{aligned} & 0+0=0 \\ & 0+1=1 \\ & 1+0=1 \\ & 1+1=1 \\ & \hline \end{aligned}$ |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

|  |  |  | False. False= False | $0.0=0$ |
| :---: | :--- | :--- | :--- | :--- |
| AND | A. B | False. True = False | $0.1=0$ |  |
| (.) |  | True. False= False | $1.0=0$ |  |
|  |  | True. True= True | $1.1=1$ |  |

The above table 1.4.1, the operations and operators are shown.

## Summary:

NOT operation complements each variable. It's usually a single variable operator.
OR and AND operations are not single variable operators. They need minimum two operators for operation to happen.

OR operation: when one variable of the operation is ' 1 ' (True), the output is ' 1 ' (True)
Example: $A+B+C=1$ when only $A=1$, or $B=1$, or $C=1$, and when $A=B=1, A=C=1, B=C=1$, or $A=B=C=1$.

Output is '1' $=$ True) when
Case 1: $A=1, B=0, C=0$
Case 2: $A=0, B=1, C=0$
Case 3: $A=0, B=0, C=1$
Case 4: $A=1, B=1, C=0$
Case 5: $A=1, B=0, C=1$
Case 6: $A=0, B=1, C=1$
Case 7: $A=1, B=1, C=1$
Other combinations have output as '0' (=False).
AND operation: when one variable of the operation is ' 0 ' (False), the output is ' 0 ' (False)
Example: $A . B . C=0$ when only $A=0$, or $B=0$, or $C=0$, and when $A=B=0, A=C=0, B=C=0$, or $A=B=C=0$.

Output is ' $0^{\prime}$ ' $=$ False) when
Case 1: $A=0, B=0, C=0$
Case 2: $A=1, B=0, C=0$
Case 3: $A=0, B=1, C=0$
Case 4: $A=0, B=0, C=1$
Case 5: $A=1, B=1, C=0$
Case 6: $A=1, B=0, C=1$
Case 7: $A=0, B=1, C=1$
Other combination is when all the variables are ' 1 '(=True). Ie $A=B=C=1$ only the output is ' 1 ' (=True)
NOTE: OR operation is termed as "inclusive OR"

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.4.1.2. Derived operators:

One of the main derived operator is exclusive disjunction or exclusive $O R(X O R)$ operator.
Table 1.4.2; Derived Boolean Operator and operation

| DERIVED <br> OPERATOR | OPERATION | VARIABLE <br> OPERATION | TRUE OR FALSE | $\mathbf{0}$ OR 1 |
| :---: | :---: | :--- | :--- | :--- |
|  |  |  | False $\oplus$ False= False | $0 \oplus 0=0$ |
| XOR | $\mathrm{A} \oplus \mathrm{B}$ |  | False $\oplus$ True = True | $0 \oplus 1=1$ |
| $(\oplus)$ |  |  | True $\oplus$ False= True |  |
| $1 \oplus 0=1$ |  |  |  |  |
|  |  |  | True $\oplus$ True= False | $1 \oplus 1=0$ |

The XOR operation is such that when odd number of variables is True (or ' 1 ') then output is True (or '1')

Example: When variables $A, B, C$, and $D$ are operated with XOR operator, then $A \oplus B \oplus C \oplus D$, the output is ' 1 ' (=True) when

Case 1: $A=1, B=0, C=0$
Case 2: $A=0, B=1, C=0$
Case 3: $A=0, B=0, C=1$
Case 4: $A=1, B=1, C=1$
Other combinations have output as '0' (=False). Thus when one variable is '1'(=True) or all three variables are '1' (=True) have output as '1' (=True)

This operation XOR is called ODD parity Checker since it gives output when odd number of input variables are '1' (=True)

### 1.4.2 BOOLEAN THEOREMS:

The below given are the properties and theorems related to Boolean variables.

| THEOREM NAME | EXPLANATION | NOT FUNCTION |  |
| :---: | :---: | :---: | :---: |
|  |  | THEOREM | APPLICATION |
| INVOLUTION | When the complement is of even times (Given Example is 2 times complement), output is the same signal | $\overline{\bar{A}}=\mathrm{A}$ | $\overline{\overline{0}}=0$ |
|  |  |  | $\overline{\overline{1}}=1$ |
| INVOLUTION (odd times) | When the complement is of Odd times (Given Example is 3 times complement), output is the complement signal | $\overline{\bar{A}}=\bar{A}$ | $\overline{\overline{\mathrm{O}}}=1$ |
|  |  |  | $\overline{\overline{1}}=0$ |


| THEOREM NAME | EXPLANATION | OR FUNCTION |  | AND FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | THEOREM | APPLICATION | THEOREM | APPLICATION |
| IDEMPOTENT | When identical variables are processed | $A+A=A$ | $0+0=0$ | A. $A=A$ | $0.0=0$ |
|  |  |  | $1+1=1$ |  | $1.1=1$ |
| COMPLEMENT | When complement variables are processed | $\mathrm{A}+\bar{A}=1$ | $0+1=1$ | A. $\bar{A}=0$ | $0.1=0$ |
|  |  |  | $1+0=1$ |  | $0.1=0$ |

$$
\begin{gathered}
\text { SATHYABAMA UNIVERSITY } \\
\text { SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. } \\
\text { COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT } 1
\end{gathered}
$$

| COMBINING | When both operators are used, the complement vanishes | $(A \cdot B)+(\bar{A} \cdot B)=B$ | $(1.0)+(0.0)=0$ | $(A+B) \cdot(\bar{A}+B)=B$ | $(1+0)+(0+0)=0$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $(1.1)+(0.1)=1$ |  | $(1+1)+(0+1)=1$ |
| ADSORPTION | Repeated variables is the output | $A+(A . B)=A$ | $0+(0.1)=0$ | A. $(\mathrm{A}+\mathrm{B})=\mathrm{A}$ | $0 .(0+1)=0$ |
|  |  |  | $1+(1.1)=1$ |  | 1. $(1+1)=1$ |
|  | Repeated variables is the output | $A+(\bar{A} \cdot B)=A+B$ | $0+(1.1)=1$ | $A \cdot(\bar{A}+B)=A \cdot B$ | $0 .(1+1)=0$ |
|  |  |  | 1. $(0+1)=1$ |  | 1. $(0+1)=1$ |

## Boolean Property:

| PROPERTY NAME ! | OR FUNCTION |  | AND FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
|  | THEOREM | APPLICATION | THEOREM | APPLICATION |
| COMMUTATIVE | $A+B=B+A$ | $0+1=0+1=1$ | A.B $=$ B. $A$ | $0.1=0.1=0$ |
|  |  | $1+1=1+1=1$ |  | $1.1=1.1=1$ |
| ASSOCIATIVE | $A+(B+C)=(A+B)+C$ | $0+(1+1)=(0+1)+1=1$ | A.(B.C) $=(\mathrm{A} \cdot \mathrm{B}) . \mathrm{C}$ | $0 .(1.1)=(0.1) \cdot 1=0$ |
|  |  | $0+(0+1)=(0+0)+1=1$ |  | $0 .(0.1)=(0.0) \cdot 1=0$ |
| DISTRIBUTIVE | A. $(\mathrm{B}+\mathrm{C})=\mathrm{A} \cdot \mathrm{B}+\mathrm{A} \cdot \mathrm{C}$ | $0 .(1+0)=0.1+0.0=0$ | $A+(B . C)=(A+B) \cdot(A+C)$ | $0+(1.0)=(0+1) \cdot(0+0)=0$ |
|  |  | 1. $(1+0)=1.1+1.0=1$ |  | $1+(1.0)=(1+1) \cdot(1+0)=1$ |

## DEMORGANS THEOREM

| THEOREM | PROOF |
| :---: | :--- |
| $\overline{A+B}=\bar{A} \cdot \bar{B}$ | $\overline{0+0}=\overline{0} \cdot \overline{0}=0$ |
|  | $\overline{0+1}=\overline{0} \cdot \overline{1}=0$ |
|  | $\overline{1+0}=\overline{1} \cdot \overline{0}=0$ |
|  | $\overline{1+1}=\overline{1} \cdot \overline{1}=1$ |
|  | $\overline{0.0}=\overline{0}+\overline{0}=1$ |
|  | $\overline{0.1}=\overline{0}+\overline{1}=1$ |
|  | $\overline{1.0}=\overline{1}+\overline{0}=1$ |
| 1.1 | $\overline{1}+\overline{1}=0$ |

Prove $\overline{A+B}=\bar{A} . \bar{B}$
LHS (Left Hand Side of the equation)
RHS (Right Hand Side of the equation)

|  |  |  | LHS |  |  | RHS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | $A+B$ | $\overline{A+B}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A} \cdot \bar{B}$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Prove $\overline{A \cdot B}=\bar{A}+\bar{B}$

|  |  |  | LHS |  |  | RHS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | A . B | $\overline{A . B}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A}+\bar{B}$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

| 0 | 1 | 0 | $\mathbf{1}$ | 1 | 0 | $\mathbf{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | $\mathbf{1}$ | 0 | 1 | $\mathbf{1}$ |
| 1 | 1 | 1 | $\mathbf{0}$ | 0 | 0 | $\mathbf{0}$ |

The columns LHS and RHS are the same. Thus the theorem is proved. This table is termed as truth table which exhibits truth about the several possible combinations of input variables.

The output is remembered as "break the line" and "Change the sign"

$$
\begin{aligned}
& \overline{A+B}=\bar{A} \cdot \bar{B} \\
& \mathrm{LHS}=\overline{A+B} \\
& \mathrm{RHS}=\bar{A} \cdot \bar{B}
\end{aligned}
$$

In LHS "break the line" or bar on the expression $\mathrm{A}+\mathrm{B},(\overline{A+B})=\bar{A}+\bar{B}$. Then "Change the sign" OR operator ' + ' is changed as AND operator '.' Thus it becomes $\bar{A} . \bar{B}$

Same for another theorem $\overline{A \cdot B}=\bar{A}+\bar{B}$.

### 1.5 BOOLEAN FUNCTIONS:

Boolean function: it describes the combinations of Boolean variables that infer particular required output.
a). When an expression is written in $\mathrm{X}+\mathrm{Y}+\mathrm{Z}$ form, it is called SUM form or using OR variable.
b). When an expression is written in X.Y.Z form, it is called PRODUCT form or using AND variable.

## Sum of products expression (SOP):

When an expression is written in this form $\bar{A} B+A \bar{B} C+A \bar{C}$, the ANDed variables are ORed later. The ANDed are Products and ORing (SUMming) the products is termed as SUM of PRODUCTS (SoP or SOP).


As shown in the above figure product1, product2 and product3 are AND expressions. The sum is an OR expression, being the OR (Sum) expression of all AND (Products).

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## Product of Sums expression (POS):

When an expression is written in this form $(\bar{A}+B) \cdot(A+\bar{B}+C) \cdot(A+\bar{C})$, the ORed variables are ANDed later. The ORed are Sums and ANDing (PRODUCTing) the sums is termed as PRODUCT of SUMS (PoS or POS).


As shown in the above figure, sum1, sum 2 and sum3 are OR expressions. The product is an AND expression, being the AND (Product) expression of all OR (Sums).

## Maxterms and minterms:

Table 1.5.1: Two variable truth table

| Input |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| M | Minterm | Maxterm |  |  |
| $\mathbf{A}$ |  | $\mathbf{F}$ |  |  |
| 0 | 0 | 0 | $\mathbf{m 0}=\bar{A} \bar{B}$ | $\mathbf{M 0}=(A+B)$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{m 1}=\bar{A} B$ | $\mathbf{M 1}=(A+\bar{B})$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{m 2}=A \bar{B}$ | $\mathbf{M 2}=(\bar{A}+B)$ |
| 1 | 1 | 0 | $\mathbf{m 3}=A B$ | $\mathbf{M 3}=(\bar{A}+\bar{B})$ |

Minterm: In the above table termed as truth table, two inputs A \& B are exciting an output $F$. Since two variables, four combinations $00(\bar{A} \bar{B}), 01(\bar{A} B), 10(A \bar{B})$ and $11(A B)$ and their respective output (F) are shown.

The combinations $01(\bar{A} B)$ and $10(A \bar{B})$ excite the output F to True (1). The expressions $01(\bar{A} B)$ and $10(A \bar{B})$ are termed as Minterm. Minterm is a product expression

It is expressed as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\overline{\boldsymbol{A}} \boldsymbol{B}+\boldsymbol{A} \overline{\boldsymbol{B}}$ or as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\sum_{m}(\mathbf{1}, \mathbf{2})$
where
$\Sigma$ (Sigma) Represents Sum of Products
m represents minterm
$\mathrm{m} 1 \& \mathrm{~m} 2$ represents $01(\bar{A} B)$ and $10(A \bar{B})$ respectively. They are decimal equivalents of the respective expressions.
Thus minterms lead to Sum of products.(SoP)

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Maxterm: The combinations $00(\bar{A} \bar{B})$ and $11(A B)$ excite the output F to False (0). The expressions $00(\bar{A} \bar{B})$ and $11(A B)$ are to be complemented.

$$
\begin{aligned}
& \text { Complement of } 00(\bar{A} \bar{B})=\overline{00}=1+1 \text { (Demorgan's theorem) } \\
& \qquad 1+1=A+B \\
& \text { Likewise complement of } 11(A B)=0+0=\bar{A}+\bar{B}
\end{aligned}
$$

Thus $F(A, B)=(A+B) \cdot(\bar{A}+\bar{B})$
The product expressions $(A+B)$ and $(\bar{A}+\bar{B})$ are termed as Maxterms.
Maxterm is a sum expression.
It is expressed as $(\boldsymbol{A}, \boldsymbol{B})=(\boldsymbol{A}+\boldsymbol{B}) \cdot\left(\overline{\boldsymbol{A}}+\overline{\boldsymbol{B})}\right.$ or as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\prod_{\boldsymbol{M}}(\mathbf{0}, \mathbf{3})$
where
$\Pi$ (pi) Represents Product of Sums
M represents Maxterm
M0 \& M3 represents $(A+B)$ and $(\bar{A}+\bar{B})$ respectively. They are decimal equivalents of the respective expressions.

Thus maxterms lead to Product of Sums (PoS)

## Duality of Minterm and Maxterms:

1) Maxterm = Complement of Minterm

$$
\begin{aligned}
& \boldsymbol{F}(A, B)=\bar{A} B+A \bar{B}=\overline{\boldsymbol{F}}(A, B)=\overline{\bar{A} B+A \bar{B}}=\boldsymbol{m 1}, \boldsymbol{m} 2 \\
& \overline{\boldsymbol{F}}(A, B)=\overline{\bar{A} B+A \bar{B}}=\overline{\bar{A} B} \cdot \overline{A \bar{B}} \quad \text { (Demorgan's Theorem) } \\
& \overline{\boldsymbol{F}}(\boldsymbol{A}, \boldsymbol{B})=\overline{\bar{A} B} \cdot \overline{A \bar{B}}=(A+\bar{B}) \cdot(\overline{\boldsymbol{A}}+B) \text { (Demorgan's Theorem) } \\
& \overline{\boldsymbol{F}}(\boldsymbol{A}, \boldsymbol{B})=(\boldsymbol{A}+\bar{B}) \cdot(\overline{\boldsymbol{A}}+B)=\overline{\boldsymbol{m 1}}, \overline{\boldsymbol{m 2}}=M \mathbf{M}, \boldsymbol{M 2} \\
& \boldsymbol{M 1}=(A+\bar{B})=\overline{\boldsymbol{m 1}}=\overline{\bar{A} \cdot B} \\
& \boldsymbol{M} \mathbf{2}=(\bar{A}+B)=\overline{\boldsymbol{m} \mathbf{2}}=\overline{A \cdot \bar{B}}
\end{aligned}
$$

2) Minterm = Complement of Maxterm

$$
\begin{aligned}
& \boldsymbol{F}(A, B)=(A+B) \cdot(\bar{A}+\bar{B})=\bar{F}(A, B)=\overline{(A+B) \cdot(\bar{A}+\bar{B})}=M 0, M 3 \\
& \bar{F}(A, B)=\overline{(A+B) \cdot(\bar{A}+\bar{B})}=\overline{(A+B)}+(\overline{\bar{A}+\bar{B}) \text { (Demorgan's Theorem) }} \\
& \overline{\boldsymbol{F}}(\boldsymbol{A}, \boldsymbol{B})=\overline{(A+B)}+(\overline{\bar{A}+\bar{B}})=(\bar{A} \cdot \bar{B})+(A \cdot B) \text { (Demorgan's Theorem) } \\
& \overline{\boldsymbol{F}}(\boldsymbol{A}, \boldsymbol{B})=(\overline{\boldsymbol{A}} \cdot \overline{\boldsymbol{B}})+(\boldsymbol{A} \cdot \boldsymbol{B})=\overline{M \mathbf{M 0}}, \overline{M 3}=\boldsymbol{m 0}, \boldsymbol{m 3} \\
& \boldsymbol{M 0}=(A+B)=\overline{\boldsymbol{m 0}}=\overline{(\bar{A} \cdot \bar{B})} \\
& \boldsymbol{M 3}=(\bar{A}+\bar{B})=\overline{\boldsymbol{m 3}}=(\overline{\bar{A} \cdot \bar{B}})
\end{aligned}
$$

EXAMPLE 2: list the minterms and max terms of given Three variable

Table 2.5.2: Three variable truth table

| Input |  |  | Output | Minterm | Maxterm |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | F |  |  |
| 0 | 0 | 0 | 0 | $\mathbf{m 0}=\bar{A} \bar{B} \bar{C}$ | $\mathbf{M 0}=(A+B+C)$ |
| 0 | 0 | 1 | 1 | $\mathbf{m 1}=\bar{A} \bar{B} C$ | M1= $(A+B+\bar{C})$ |
| 0 | 1 | 0 | 1 | $\mathbf{m 2}=\bar{A} B \bar{C}$ | $\mathbf{M 2}=(\bar{A}+B+\bar{C})$ |
| 0 | 1 | 1 | 0 | $\mathbf{m 3}=\bar{A} B C$ | M3 $=(A+\bar{B}+\bar{C})$ |
| 1 | 0 | 0 | 0 | $\mathbf{m 4}=A \bar{B} \bar{C}$ | M4 $=(\bar{A}+B+C)$ |
| 1 | 0 | 1 | 0 | $\mathbf{m 5}=A \bar{B} C$ | $\mathbf{M 5}=(\bar{A}+B+\bar{C})$ |
| 1 | 1 | 0 | 1 | $\mathbf{m 6}=A B \bar{C}$ | M6 $=(\bar{A}+\bar{B}+C)$ |
| 1 | 1 | 1 | 0 | $\mathbf{m 7}=A B C$ | $\mathbf{M 7}=(\bar{A}+\bar{B}+\bar{C})$ |

## Using output $\mathrm{F}=$ True (1):

$F(A, B, C)=\sum_{m}(1,2,6)$ using output $F$ is true (1) [minterm]
$F(A, B, C)=m 1+m 2+m 6$
$F(A, B, C)=\bar{A} \bar{B} C+\bar{A} B \bar{C}+A B \bar{C}$ [SUM OF PRODUCTS]
This SOP Function excites output to true (1)

## Complement of $F$

$\bar{F}(A, B, C)=\overline{m 1+m 2+m 6}$
$\bar{F}(A, B, C)=\overline{\bar{A} \bar{B} C+\bar{A} B \bar{C}+A B \bar{C}}$
$\bar{F}(A, B, C)=\overline{\bar{A} \bar{B} C} \cdot \overline{\bar{A} B \bar{C}} \cdot \overline{A B \bar{C}}$
$\bar{F}(A, B, C)=(A+B+\bar{C}) \cdot(A+\bar{B}+C) \cdot(\bar{A}+\bar{B}+C)$
$\bar{F}(A, B, C)=(M 1) .(M 2) .(M 6)$
The above function $\overline{\boldsymbol{F}}$ is true(1) when F is false(0). The maxterms M1, M2, and M6 excites output to $\overline{\boldsymbol{F}}$ which is true(1).

## Using output F=False(0):

Products of sums (POS)-[Maxterms]:
$F(A, B, C)=\prod_{M}(0,3,4,5,7)$ using output $F$ is False (0)[Maxterm]
$F(A, B, C)=(M 0) .(M 3) .(M 4) .(M 5) .(M 7)$
$F(A, B, C)=(A+B+C) \cdot(A+\bar{B}+\bar{C}) \cdot(\bar{A}+B+C) \cdot(\bar{A}+B+\bar{C}) \cdot(\bar{A}+\bar{B}+\bar{C})$ [PRODUCTS OF SUM]

## Complement of $F$

$\bar{F}(A, B, C)=\overline{(M 0) .(M 3) .(M 4) .(M 5) .(M 7)}$
$\bar{F}(A, B, C)=\overline{(A+B+C) \cdot(A+\bar{B}+\bar{C}) \cdot(\bar{A}+B+C) \cdot(\bar{A}+B+\bar{C}) \cdot(\bar{A}+\bar{B}+\bar{C})}$
$\bar{F}(A, B, C)=\overline{(A+B+C)}+\overline{(A+\bar{B}+\bar{C})}+\overline{(\bar{A}+B+C)}+\overline{(\bar{A}+B+\bar{C})}+\overline{(\bar{A}+\bar{B}+\bar{C})}$
$\bar{F}(A, B, C)=\bar{A} \bar{B} \bar{C}+\bar{A} B C+A \bar{B} \bar{C}+A \bar{B} C+A B C$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

$\bar{F}(A, B, C)=(m 0)+(m 3)+(m 4)+(m 5)+(m 7)$
The above function $\overline{\boldsymbol{F}}$ is False( 0 ) when F is True(1). The minterms $\mathrm{m} 0, \mathrm{~m} 3, \mathrm{~m} 4, \mathrm{~m} 5$, and m 7 excites output to $\overline{\boldsymbol{F}}$ which is False(0).

## Summary:

1. $F(A, B, C)=\sum_{m}(1,2,6)$
(Minterm form)
2. $F(A, B, C)=\prod_{M}(0,3,4,5,7) \quad$ (Maxterm form)
3. $F(A, B, C)=\bar{A} \bar{B} C+\bar{A} B \bar{C}+A B \bar{C}$
[SUM OF PRODUCTS]
4. $F(A, B, C)=(A+B+C) \cdot(A+\bar{B}+\bar{C}) \cdot(\bar{A}+B+C) \cdot(\bar{A}+B+\bar{C}) \cdot(\bar{A}+\bar{B}+\bar{C})$ [PRODUCTS OF SUM]

## DON'T CARE CONDITIONS

What is a DON'T care condition?
The condition that can be predicted as true(1) or False(0) as per circumstances is termed as DON'T care condition.

Example: Consider representing days of a week with numbers starting from 0 to 7 as shown in the table.

| Days of week | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

As per binary representation, 1 variable represent $2^{1}=2$ expressions, 2 variables represent $2^{2}=4$ expressions, 3 variables represent $2^{3}=8$ expressions, 4 variables represent $2^{4}=16$ expressions and so on. The formula for Representation is BASE ${ }^{\text {VARIABLE }}=$ TOTAL EXPRESSIONS.
According to the above representation rule, weekdays can be expressed by 3 variables. 3 variables can represent maximum 8 expressions. But only days are to be expressed. Thus the function is written as

$$
F(A, B, C)=\Sigma m(0,1,2,3,4,5,6)+d(7)
$$

In the above switching function $F, d(7)$ can be termed as DON'T care because it can be wither used or not.

How to use? Represent the numbers from ' 1 ' to ' 7 ' omitting ' 0 '. Now number ' 7 ' is used and number ' 0 ' becomes unused. Thus don't care means it may or may not be considered. When we use 1 to 7 , then we could say ' 0 ' becomes don't care.

Another example:
We have five fingers in one hand (normal Human). Suppose we should show to a child count upto 4. That is, we should show the counts $1,2,3 \& 4$ to the child.

There are many options to show number 4 by using the stated combinations of fingers.

1. Index, middle, ring and little,

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

2. thumb, index, middle and ring,
3. thumb, middle, ring and little,
4. thumb, index, middle and little,
5. thumb, index, ring and little and
6. thumb, middle, ring and little.

But usually we show number 4 by using option 1 stated above. Thus

## F (Function to show number 4 fingers in one hand)= show by (index, middle, ring, little) + don't care (Thumb)

So now thumb finger is stated to be DON'T care. Don't care shall be extensively used while designing digital circuits.

## Standard and Canonical forms:

Canonical form is formed directly from the truth table by using minterms or maxterms.
Canonical form consists of all variables in each expression of the function.

1. $F(A, B, C)=\bar{A} \bar{B} C+\bar{A} B \bar{C}+A B \bar{C}$
[SUM OF PRODUCTS]
2. $F(A, B, C)=(A+B+C) \cdot(A+\bar{B}+\bar{C}) \cdot(\bar{A}+B+C) \cdot(\bar{A}+B+\bar{C}) \cdot(\bar{A}+\bar{B}+\bar{C})$ [PRODUCTS OF SUM]

For example, in the above three variable (variables $A, B \& C$ ) functions, all the variables are occuring in each expression.

In function 1, three (3) expressions $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}} \boldsymbol{C}, \overline{\boldsymbol{A}} \boldsymbol{B} \overline{\boldsymbol{C}}$ and $\boldsymbol{A B} \overline{\boldsymbol{C}}$ exist. It can be noticed three variables existing in all the expressions. In function 2 also same can be noticed in all 5 expressions.
3. $F(A, B, C)=\bar{A} C+\bar{A} B+A B \bar{C}$
[SUM OF PRODUCTS]
But in the function 3 above it is noticed that only variables A \& C are found in expression $\overline{\boldsymbol{A}} \boldsymbol{C}$ and variables $A \& B$ are found in expression $\bar{A} \boldsymbol{B}$. This is supposed to be termed as standard form.

Thus function f with three variables $\mathrm{A}, \mathrm{B}$ and C can be written in four forms.

1. $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\bar{A} B+A \bar{B} C+A \bar{C}$ (Standard form)
2. $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\bar{A} B C+\bar{A} B \bar{C}+A \bar{B} C+A B \bar{C}+A \bar{B} \bar{C} \quad$ (Canonical form)
3. $f(A, B, C)=\Sigma m(0,2,3,6,7) \quad$ (Minterm form)
4. $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Pi \mathrm{m}(1,4,5) \quad$ (Maxterm form)

### 1.5.1 MINIMIZATION OF BOOLEAN FUNCTIONS:

Usually converting a canonical form function to a standard form function is termed as minimization. This minimization can be done by using various methods.

We shall discuss three methods of boolean minimization

1. Using Boolean theorems.
2. Using Karnaugh map (or K-Map) and

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

3. Using Tabulation method (or Quine Mclusky Method)

Why minimization is done?
Minimization is done to reduce number of redundant (reoccurring) expressions without which the desired output can be derived.
Suppose 5 expressions are there in a function initially and the output is true(1). By using minimization, the function consists only 3 expressions but the output is true( 0 ), then the minimization technique is said to be appropriate. This reduces the usage of less physical components in the circuit.

Thus if the same original output is derived from the minimized or reduced function, the function can be considered to be minimized.

## Minimization using Boolean theorems:

It is one of the basic methods to minimize Boolean function.

## Example 1:

Minimize the function $F(A, B)=A B+A \bar{B}+A B$
Minimization using Boolean theorems:
$F(A, B)=A B+A \bar{B}+A B$ (Equation 1)
This is a two variable function in canonical form. The two variables are A \& B.
by taking common identity $A$, the function can be rewritten as

## $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\boldsymbol{A B}+\boldsymbol{A}(\overline{\boldsymbol{B}}+\boldsymbol{B})$ (Equation 2)

by using complement OR theorem $\overline{\boldsymbol{B}}+\boldsymbol{B}=\mathbf{1}$, the function can be rewritten as

## $F(A, B)=A B+A$ (Equation 3)

by using Adsorption theorem $\boldsymbol{A}+\boldsymbol{A B}=\boldsymbol{A}$, the function can be rewritten as

## $F(A, B)=A$ (Equation 4)

Thus the function which had 3 variables has been reduced to one variable and it is now a standard form.
$\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\boldsymbol{A B}+\boldsymbol{A} \overline{\boldsymbol{B}}+\boldsymbol{A B}$ can be written as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\boldsymbol{A}$ in minimized form.

## Example 2:

Minimize the function $F(A, B, C)=\bar{A} \bar{B} C+\bar{A} B C+A \bar{B} C+A B \bar{C}+A B C$
Minimization using Boolean theorems:
$F(A, B, C)=\bar{A} \bar{B} C+\bar{A} B C+A \bar{B} C+A B \bar{C}+A B C$ (Equation 1)
This is a three variable function in canonical form. The two variables are A, B \& C.
by taking common identity $\overline{\boldsymbol{A}} \boldsymbol{C}$ in $1^{\text {st }}$ and $2^{\text {nd }}$ expressions (shown in color) and $\boldsymbol{A C}$ in the $3^{\text {rd }}$ and $5^{\text {th }}$ expressions, the function $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B}, \boldsymbol{C})=\overline{\boldsymbol{A}} \overline{\boldsymbol{B}} \boldsymbol{C}+\overline{\boldsymbol{A}} \boldsymbol{B} \boldsymbol{C}+\boldsymbol{A} \overline{\boldsymbol{B}} \boldsymbol{C}+\boldsymbol{A B} \overline{\boldsymbol{C}}+\boldsymbol{A} \boldsymbol{B} \boldsymbol{C}$ can be rewritten as

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

$F(A, B, C)=\bar{A} C(\bar{B}+B)+A C(\bar{B}+B)+A B \bar{C}$ (Equation 2)
by using complement OR theorem $\overline{\boldsymbol{B}}+\boldsymbol{B}=\mathbf{1}$, the function can be rewritten as
$F(A, B, C)=\bar{A} C+A C+A B \bar{C}$ (Equation 3)
by taking common $C$ of expression $1 \& 2$ of equation 3 we get
$F(A, B)=C(\bar{A}+A)+A B \bar{C}=C+A B \bar{C}$ (Equation 4)
By using adsorption theorem $\boldsymbol{A}+\overline{\boldsymbol{A}} \boldsymbol{B}=\boldsymbol{A}+\boldsymbol{B}$ in equation 4, we get
$F(A, B)=C+A B \bar{C}=C+A B$ (Equation 5)
Thus the function which had 5 variables has been reduced to two variables and it is now a standard form.
$\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\overline{\boldsymbol{A}} \overline{\boldsymbol{B}} \boldsymbol{C}+\overline{\boldsymbol{A}} \boldsymbol{B} \boldsymbol{C}+\boldsymbol{A} \overline{\boldsymbol{B}} \boldsymbol{C}+\boldsymbol{A B} \overline{\boldsymbol{C}}+\boldsymbol{A B C}$ can be written as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=\boldsymbol{A B}+\boldsymbol{C}$ in minimized form.
Note: As stated earlier, variables can also be $w, x, y, z$.

## Example

Express the Boolean function $\mathrm{F}=\mathrm{A}+\overline{\mathrm{B}} \mathrm{C}$ in a sum of minterms (SOP).

## Solution

The term $A$ is missing two variables because the domain of $F$ is ( $A, B, C$ )

$$
\mathrm{A}=\mathrm{A}(\mathrm{~B}+\overline{\mathrm{B}})=\mathrm{AB}+\mathrm{A} \overline{\mathrm{~B}} \quad \text { because } \mathrm{B}+\overline{\mathrm{B}}=1
$$

$\bar{B} C$ missing $A$, so

$$
\begin{aligned}
& \overline{\mathrm{BC}}(\mathrm{~A}+\overline{\mathrm{A}})=\mathrm{AB} \overline{\mathrm{~B}}+\overline{\mathrm{ABC}} \\
& \mathrm{AB}(\mathrm{C}+\overline{\mathrm{C}})=\mathrm{ABC}+\mathrm{AB} \overline{\mathrm{C}} \\
& \mathrm{~A} \bar{B}(\mathrm{C}+\overline{\mathrm{C}})=\mathrm{A} \overline{\mathrm{~B} C}+\mathrm{A} \overline{\mathrm{~B}} \overline{\mathrm{C}} \\
& \mathrm{~F}=\mathrm{ABC}+\mathrm{AB} \overline{\mathrm{C}}+\underline{\mathrm{A} \overline{\mathrm{BC}}+\mathrm{A} \bar{B} \bar{C}+\underline{A \overline{B C}}+\overline{\mathrm{ABC}} \overline{\mathrm{C}}} \\
& \quad \quad \mathrm{Because} \mathrm{~A}+\mathrm{A}=\mathrm{A} \\
& \mathrm{~F}=\mathrm{ABC}+\mathrm{AB} \overline{\mathrm{C}}+\mathrm{ABC}+\mathrm{A} \overline{B C}+\overline{\mathrm{ABC}} \overline{\mathrm{~B}} \\
& \mathrm{~F}=\mathrm{m}_{7}+\mathrm{m}_{6}+\mathrm{m}_{5}+\mathrm{m}_{4}+\mathrm{m}_{1}
\end{aligned}
$$

In short notation
$F(A, B, C)=\Sigma(1,4,5,6,7)$
$\overline{\mathrm{F}}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\Sigma(0,2,3)$

## Example

Express $F=x y+\bar{x} z$ in a product of maxterms form.

## Solution

$$
F=x y+\bar{x} z=(x y+\bar{x})(x y+z)=(x+\bar{x})(y+\bar{x})(x+z)(y+z)
$$

remember $x+\bar{x}=1$

$$
F=(y+\bar{x})(x+z)(y+z)
$$

$$
\begin{aligned}
& F=(\bar{x}+y+z \bar{z})(x+y \bar{y}+z)(\bar{x}+y+z) \\
& F=(\bar{x}+y+z)(\bar{x}+y+\bar{z})(x+y+z)(x+\bar{y}+z)(x+y+z)(\bar{x}+y+z)
\end{aligned}
$$

$$
\begin{aligned}
& F=(\bar{x}+y+z)(\bar{x}+y+\bar{z})(x+y+z)(x+\bar{y}+z) \\
& F=M_{4} M_{5} M_{0} M_{2} \\
& F(x, y, z)=\prod(0,2,4,5) \\
& \bar{F}(x, y, z)=\prod(1,3,6,7)
\end{aligned}
$$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## Example

Convert the following Boolean expression into standard POS form:

$$
(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C})(\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})(\mathrm{A}+\overline{\mathrm{B}}+\overline{\mathrm{C}}+\mathrm{D})
$$

## Solution

The domain of this POS expression is A, B, C, D. Take one term at a time. The first term, $\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}$, is missing variable D or $\overline{\mathrm{D}}$, so add DD and apply rule 12 as follows:
$\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}=\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+\mathrm{D} \overline{\mathrm{D}}=(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+\mathrm{D})(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+\overline{\mathrm{D}})$
The second term, $\bar{B}+C+\bar{D}$, is missing variable $A$ or $\bar{A}$, so add $A \bar{A}$ and apply rule 12 as follows:
$\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}}=\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}}+\mathrm{A} \overline{\mathrm{A}}=(\mathrm{A}+\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})$
The third term, $\mathrm{A}+\mathrm{B}+\overline{\mathrm{C}}+\overline{\mathrm{D}}$, is already in standard form. The standard POS form of the original expression is as follows:

$$
\begin{aligned}
& (\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C})(\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})(\mathrm{A}+\overline{\mathrm{B}}+\overline{\mathrm{C}}+\mathrm{D})=(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+\mathrm{D})(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}+ \\
& \overline{\mathrm{D}})(\mathrm{A}+\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}})(\mathrm{A}+\mathrm{B}+\overline{\mathrm{C}}+\overline{\mathrm{D}})
\end{aligned}
$$

This method is very tedious to work with when the variables and expressions are more in number. Thus next method Karnaugh map method is used to minimize the functions.

Disadvantage of minimization using Boolean theorems:

1. If function has more variables or expressions, it is tedious to minimize it accurately.
2. Redundancy should be analyzed with toughness.
3. Theorems should be remembered for reduction

## COURSE MATERIAL

## UNIT 1

## SEC1207-DIGITAL LOGIC CIRCUITS

## SYLLABUS

## UNIT I BOOLEAN ALGEBRA AND LOGIC GATES <br> 9 Hrs.

Review of number systems - Binary arithmetic - Binary codes - Boolean algebra and theorems Boolean functions -Minimization of Boolean functions-Sum of Products(SOP)-Product of Sums(POS)-Simplifications of Boolean functions using Karnaugh map and tabulation methods Logic gates- NAND and NOR implementation.

TABLE OF TOPICS

| S.NO | TOPIC | PAGE NO. |
| :--- | :--- | :---: |
| 1.1 | Review of Number systems | In part 1 |
| 1.1 .1 | Number Systems: Decimal, Binary, Octal, Hexadecimal | In part 1 |
| 1.1 .2 | Conversion from one system to another | In part 1 |
| 1.2 | Binary Codes | In part 1 |
| 1.3 | Binary Arithmetic | In part 1 |
| 1.4 | Boolean Algebra and Theorems | In part 1 |
| 1.5 | Boolean Functions | In part 1 |
| 1.5 .1 | Minimization of Boolean functions | In part 1 |
| 1.5 .2 | Simplification Using Boolean Functions | 46 |
| 1.5 .2 .1 | Simplification Using Karnaugh map method | 46 |
| 1.5 .2 .2 | Simplification Using Tabulation method | 66 |
| 1.6 | Logic gates | 74 |
| 1.6 .1 | Universal gates | 82 |
| 1.6 .2 | NAND and NOR implementation | 84 |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.5.2 SIMPLIFICATION OF BOOLEAN FUNCTIONS

### 1.5.2.1 SIMPLIFICATION OF BOOLEAN FUNCTIONS USING K-MAP K-map introduction:

K-Map or Karnaugh map is a graphical representation of Boolean logic system directly drawn from minterm (SOP) or maxterm (POS) expressions.

It is used to minimize the SOP or POS expressions in simplified form without altering the output.

## Construction of K-map:

A ' $n$ ' variable K-map is represented by $2^{n}$ squares. Each minterm or maxterm is allotted a square.

- For representing SOP (minterm), if the output of the minterm is ' $\mathbf{1}$ '(True) then the square is represented by ' $\mathbf{1}$ ' else represented by ' $\mathbf{0}$ '
- For representing POS (maxterm), if the output of the maxterm is $\mathbf{}^{\mathbf{0}} \mathbf{O}^{\prime}$ (False) then the square is represented by ' $\mathbf{0}$ ' else represented by ' $\mathbf{1}$ '
- For representing DON'T CARE, the respective square is marked by $\mathbf{X}$ both in SOP and POS.


## Steps involved in minimizing with K-map:

Step 1: Map representation using number of variables.
Step2: Plotting the map using truth table, minterm (SOP) function and Maxterm (POS) function.
Step 3: Grouping the function
Step 4: Rewriting the variables in minimizied minterm form or minimized maxterm form according to the groups.

### 1.5.1.2. Two-variable K-map

A ' 2 ' variable $K$-map is represented by $2^{2}$ squares=4 squares. Each minterm or maxterm is allotted a square. [Number of squares in K-Map= $2^{\text {number of variables }}$ ]

## Step 1: Map representation using number of variables:

SOP: If ' $F^{\prime}$ ' is a function with two a variables $A \& B$ are represented by

$$
F(A, B)=\bar{A} \bar{B}+\bar{A} B+A \bar{B}+A B
$$

2 variables, $2^{2}=4$ Squares [Number of squares in $K-M a p=2^{\text {number of variables }}$ ]
K -Map is done with 2 rows and 2 columns
Rows hold the variable $A$ and Columns hold the variable $B$

$$
\begin{gathered}
\text { Row 1= } \bar{A} \\
\text { Row 2= } A \\
\text { Column 1= } \bar{B} \\
\text { Column 2= }
\end{gathered}
$$

Each square shows minterm in binary form and in variable form.

```
                        SATHYABAMA UNIVERSITY
                SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG.
COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```


## BINARY PLOTTING (SOP)

## DECIMAL PLOTTING <br> (SOP)

## VARIABLE PLOTTING <br> (SOP)

| F | B | 0 | 1 |
| :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ | $B$ |
| 0 | $\bar{A}$ | 00 | 10 |
|  | $A$ | $A$ | 10 |
|  |  | 11 |  |



| F | B | 0 | 1 |
| :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ | $B$ |
| 0 | $\bar{A}$ | $\bar{A} \bar{B}$ | $\bar{A} B$ |
| 1 | $A$ | $A \bar{B}$ | $A B$ |
|  |  |  |  |

## MINTERM PLOTTING

 (SOP)| F | B | 0 | 1 |
| :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ |  |
| 0 | $\bar{A}$ | m 0 | m 1 |
| 1 |  | m 2 | m 3 |
|  |  |  |  |

In the above figures,

- we can see that first one (Binary Plot) shows, if a function is given as

$$
F(A, B)=00+01+10+11
$$

Then the function is plotted in each respective square (discussed in next section)

- we can see that Second one (Decimal Plot) shows if a function is given as

$$
F(A, B)=\Sigma m(0,1,2,3)
$$

Then the function is plotted in each respective square (discussed in next section)

- we can see that Third one (Variable Plot) shows if a function is given as

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B})=\bar{A} \bar{B}+\bar{A} B+A \bar{B}+A B
$$

Then the function is plotted in each respective square (discussed in next section)

- we can see that Fourth one (Minterm Plot) shows if a function is given as

$$
F(A, B)=\Sigma m(0,1,2,3)
$$

Then the function is plotted in each respective square (discussed in next section)

POS: If ' $F^{\prime}$ ' is a function with two a variables $A$ \& $B$ are represented by

$$
\begin{gathered}
\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B})=(\boldsymbol{A}+\boldsymbol{B}) \cdot(\overline{\boldsymbol{A}}+\boldsymbol{B}) \cdot(\boldsymbol{A}+\overline{\boldsymbol{B}}) \cdot(\overline{\boldsymbol{A}}+\overline{\boldsymbol{B}}) \\
2 \text { variables }=2^{2}=4 \text { Squares } \\
\text { K-Map is done with } 2 \text { rows and } 2 \text { columns }
\end{gathered}
$$

Rows hold the variable $A$ and Columns hold the variable $B$

$$
\begin{gathered}
\text { Row 1= } A \\
\text { Row 2= } \bar{A} \\
\text { Column 1= } B \\
\text { Column 2 }=\bar{B}
\end{gathered}
$$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Each square shows maxterm in binary form and in variable form.

## BINARY PLOTTING <br> (POS)

DECIMAL PLOTTING
(POS)

## VARIABLE PLOTTING <br> (POS)

| F | B | 1 | 0 |
| :---: | :---: | :---: | :---: |
| A |  | $B$ | $\bar{B}$ |
| 1 | $A$ | $1+1$ | $0+1$ |
| 0 | $\bar{A}$ | $0+1$ | $0+0$ |
|  |  |  |  |


| F | B | 1 | 0 |
| :---: | :---: | :---: | :---: |
| A |  | B | $\bar{B}$ |
| 1 | A | 0 | 1 |
| 0 | $\bar{A}$ | 2 | 3 |


| F | B | 1 | 0 |
| :---: | :---: | :---: | :---: |
| A |  | $B$ | $\bar{B}$ |
| 1 | $A$ | $A+B$ | $A+\bar{B}$ |
|  |  | $\bar{A}$ | $\bar{A}+B$ |
|  |  | $\bar{A}+B$ | $\bar{A}+\bar{B}$ |
|  |  |  |  |

## MAXTERM PLOTTING <br> (POS)



In the above figures,

- we can see that first one (Binary Plot) shows, if a function is given as

$$
F(A, B)=(1+1) \cdot(1+0) \cdot(0+1) \cdot(0+0)
$$

Then the function is plotted in each respective square (discussed in next section)

- we can see that Second one (Decimal Plot) shows if a function is given as

$$
F(A, B)=\Pi M(0,1,2,3)
$$

Then the function is plotted in each respective square (discussed in next section)

- we can see that Third one (Variable Plot) shows if a function is given as

$$
\mathrm{F}(\mathrm{~A}, \mathrm{~B})=(\bar{A}+\bar{B}) \cdot(\bar{A}+B) \cdot(A+\bar{B}) \cdot(A+B)
$$

Then the function is plotted in each respective square (discussed in next section)

## Step 2: Plotting the variables:

## (a) Plotting from simple minterms (SOP):

To understand more, consider the below function:

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Binary ' $\mathbf{1}^{\prime}$ is plotted in the map wherever $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}}$ and $\overline{\boldsymbol{A}} \boldsymbol{B}$ represented (refer last section). Others are represented by binary ' 0 '.

## (b) Plotting from minterms (SOP) with don't care:

For another function,

$$
F(A, B)=\sum m(0,1)+d(2)
$$

$\sum m(0,1)$ represents sum of products (SOP) or minterms represented by binary ' 1 '. $d(2)$ represents that minterm 2 is a DON'T CARE plotted in the table by using ' $X$ '. others are plotted by using binary ' 0 '.

This is shown in the two-variable K-map below.

$$
\begin{gathered}
0=00=\bar{A} \bar{B}, \\
1=01=\bar{A} B \text { and } \\
2=10=A \bar{B} .
\end{gathered}
$$



Binary ' $\mathbf{1}$ ' is plotted in the map wherever $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}}$ and $\overline{\boldsymbol{A}} \boldsymbol{B}$ represented. Don't care $A \bar{B}$ is plotted using ' X '. Others are represented by binary ${ }^{\prime} 0$ '.

## (c) Plotting from Maxterms (POS) with don't care:

For another function, $F(A, B)=\Pi M(3)+d(2)$
$\Pi M(3)$ represents products of sum (POS) or Maxterms represented by binary ' 1 '. d(2) represents that Maxterm 2 is a DON'T CARE plotted in the table by using ' $X$ '. Others are plotted by using binary ' 0 '.

This is shown in the two variable K-map below. They are all complements of minterms.

$$
\begin{gathered}
3=11(\text { minterm })=+0(\text { Maxterm })=\bar{A}+\bar{B} \text { and } \\
2=10(\text { minterm })=0+1(\text { Maxterm })=\bar{A}+B .(\text { DONT CARE })
\end{gathered}
$$

| F | B | 1 | 0 |
| :---: | :---: | :---: | :---: |
| A |  | B | $\bar{B}$ |
| 1 | A | 1 | 1 |
| 0 | $\bar{A}$ | X | 0 |

Binary ' $\mathbf{0}$ ' is plotted in the map wherever $\overline{\boldsymbol{A}}+\overline{\boldsymbol{B}}$ represented. Don't care $\bar{A}+B$ is plotted using 'X'. Others are represented by binary ' 1 '.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## (d) Plotting from truth table:

|  | INPUT |  | OUTPUT |
| :---: | :---: | :---: | :---: |
|  | A | B | Y |
| 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 2 | 1 | 0 | X |
| 3 | 1 | 1 | 0 |

minterm - in BOLD, Maxterm -in italics, Don't Care - X

FROM THE TRUTH TABLE ABOVE, the function using SOP or minterm is written as

$$
F(A, B)=\sum m(0,1)+d(2)
$$

In the above function,
$\sum m(0,1)$ represents sum of products (SOP) or minterms represented by binary ' 1 '. d(2) represents that minterm 2 is a DONT CARE plotted in the table by using ' $X$ '. Others are plotted by using binary ' 0 '.

This is shown in the two-variable K-map below.

$$
\begin{gathered}
0=00=\bar{A} \bar{B}, \\
1=01=\bar{A} B \text { and } \\
2=10=A \bar{B} .(\text { DON'T CARE })
\end{gathered}
$$

## SOP 2-variable K-Map

| F | B | 0 | 1 |
| :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ | $B$ |
| 0 | $\bar{A}$ | $\mathbf{1}$ | $\mathbf{1}$ |
|  |  | X | 0 |
|  |  |  |  |

Binary ' $\mathbf{1}$ ' is plotted in the map wherever $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}}$ and $\overline{\boldsymbol{A}} \boldsymbol{B}$ represented. Don't care $A \bar{B}$ is plotted using ' $X$ '. Others are represented by binary ' $\sigma$.

FROM THE TRUTH TABLE ABOVE, the function using POS or maxterm is written as

$$
F(A, B)=\prod M(3)+d(2)
$$

In the above function,
$\Pi М(3)$ represents sum of products (POS) or maxterms represented by binary ' ${ }^{1}$ '. $d(2)$ represents that maxterm 2 is a DON'T CARE plotted in the table by using ' $X$ '. Others are plotted by using binary ' 0 '.

This is shown in the two variable K-map below.

$$
\begin{gathered}
2=0+1=\bar{A}+B \text { (DON'T CARE) } \\
3=0+0=\bar{A}+\bar{B},
\end{gathered}
$$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## POS 2-variable K-Map



Binary ' $\mathbf{0}$ ' is plotted in the map wherever $\overline{\boldsymbol{A}}+\overline{\boldsymbol{B}}$ represented. Don't care $\overline{\boldsymbol{A}}+\boldsymbol{B}$ is plotted using ' $X$ '. Others are represented by binary ' 1 '.

## Step 3: Grouping variables for minimization:

Grouping similar Boolean terms is the first step for minimizing the function.


Two Variable Grouping methods

Figure 1.5.1.1 Methods of plotting for two-variables K-Map

The above figure 1.5.1.1, grouping of two adjacent similar variables horizontally and vertically and also grouping all four squares .

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Grouping two variable K-Map

## Maxterms (POS)

| F | $B$ | 0 | 1 | Group (Dual or Pair) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ | B |  | F | B | 1 | 0 |
|  |  |  |  |  | A | - | B | $\bar{B}$ |
| 0 | $\bar{A}$ | 1 | 1 |  | A | A |  | 0 |
| 1 | A | X | 0 |  | 1 | A | 0 | 0 |
|  |  |  |  |  | 0 | $\bar{A}$ | X | 1 |
| $\begin{aligned} & \text { Reduced } F(A, B)=\bar{A} \\ & \text { Minterm } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { Reduced } F(A, B)=A \\ & \text { MAXTERM } \end{aligned}$ |  |  |  |
| F | B | 0 | 1 |  | F | B | 1 | 0 |
| A |  | $\bar{B}$ | $B$ |  | A |  | $B$ | $\bar{B}$ |
| 0 | $\bar{A}$ | 1 | 0 | roup (Dual or Pair) | 1 | $A$ | 0 | 1 |
| 1 | A | X | 0 |  | 0 | $\bar{A}$ | X | 1 |
| $\mathrm{Reduced}^{\text {Redinterm }} F \bar{B}$ |  |  |  |  | $\begin{aligned} & \text { Reduced } \\ & \text { MAXTERM } \end{aligned} \text { (A,B)=B }$ |  |  |  |


| F | B | 0 | 1 |  | F | B | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A |  | B | $B$ | Pa | A |  | $B$ | $\bar{B}$ |
| 0 | $\bar{A}$ | X | 0 |  |  | A | 1 | 1 |
| 1 | $A$ | X | 1 |  | 0 | $\bar{A}$ | X | 0 |
| $\begin{aligned} & \text { Reduced } \overline{\text { Minterm }} \begin{array}{l} \text { ( } A, B)=A \end{array} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { Reduced } \\ & \text { MAXTERM } \\ & F \end{aligned}(A, B)=\bar{A}$ |  |  |  |



Reduced $F(A, B)=1$ Minterm


Figure 1.5.1.2 K-Map plot for two-variables
In the above figures, various grouping techniques for two-variable K-map are shown.
Rule 1: A group can be formed by joining adjacent similar terms, whose total is in the order of $2^{n}$ where $n$ is any whole number. That is a group can consist of 1 term $=2^{0}, 2$ terms $=2^{1}, 4$ terms $=2^{2}, 8$ terms $=2^{3}$ or 16 terms $=2^{4}$ and so on which are the powers of two.

A group with 2 similar is called Pair or Dual (as shown in the above figure 1.5.1.2)
A group with 4 terms is called Pair or Quad (as shown in the above figure 1.5.1.2)

Prepared by Dayanandhan K /ETCE

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## A group with $\boldsymbol{8}$ terms is called Pair or Octet (shall be discussed in next session)

Rule 2: Only similar terms are to be grouped. Like binary '1' or '0' which are adjacent can be grouped. The group cannot contain both '1'and ' $\mathbf{0}$ '. The group can contain don't-care terms but at least one term should be '1'or '0'. (as shown in the above figure 1.5.1.2)

Rule 3: The groups are formed by joining adjacent squares either in horizontal or vertical directions. (Diagonal direction of grouping is not to be done to use basic gates) as shown in next figure 1.5.1.3 below.

INCORRECT


| F | B | 0 | 1 | Incorrect |
| :---: | :---: | :---: | :---: | :---: |
| A |  | $\bar{B}$ | $B$ |  |
| 0 | $\bar{A}$ | 1 | 1 | GROUP MAXIMUM AVAILABLE TERMS |
| 1 | A | X | X | EVEN WITH DON'T |

## CORRECT



HERE EITHER GROUP USING '1' OR GROUP USING '0' SHALL BE CONSIDERED. BOTH ARE NOT TO BE CONSIDERED
SOP CONSIDER '1' POS CONSIDER '0'


ALL MAPPING HAD BEEN DONE FOR SOP.
POS CAN ALSO BE DONE IN SAME FASHION WITH 'O'

Figure 1.5.1.3 Methods of Grouping in Two-variable K-map.

## Step 4: Prime implicants :

In the next below figure 1.5.1.4, a two-variable function is being reduced or minimized by using K-map.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Both the function and truth table show the same expressions. (both are given to make both system understandable).
' 0 ' is a minterm expression but ' 2 ' is a don't care expression.
Minterm ' 0 ' is $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}}$ and don't-care ' 2 ' is $\boldsymbol{A} \overline{\boldsymbol{B}}$ and marked in the K-map.

## FUNCTION TO BE REDUCED

$$
\begin{gathered}
F(A, B)=\sum_{\text {OR }} m(0)+d(2) \\
\end{gathered}
$$

TRUTH TABLE TO BE REDUCED

| Input |  | Output |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}(\mathbf{A}, \mathbf{B})$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

PLOTTING MAP



## REDUCED FUNCTION

$$
F(A, B)=\bar{B}
$$



| F | B | 0 | 1 |
| :---: | :---: | :---: | :---: |
| A | - | $\bar{B}$ | $B$ |
| 0 | $\bar{A}$ | $\mathbf{1}$ | 0 |
| 1 | $A$ | X | 0 | $\bar{B}$

For the group, vertically $\bar{A}$ and $A$ are uncommon and so it is discarded variable $B$ which is a vertically common identity

Figure 1.5.1.4 Example of Two-variable $K$-map (SOP).
Then the vertical group is formed between $\overline{\mathbf{A}} \overline{\mathbf{B}}$ and $\boldsymbol{A} \overline{\boldsymbol{B}}$. They both have common term as $\overline{\mathbf{B}}$ and uncommon terms $\bar{A}$ and $A$. Uncommon terms shall be discarded (neglected) and common term is only to be taken. Thus $\overline{\mathbf{B}}$ is the only reduced term termed as Prime implicant.

Prime implicant is $F(A, B)=\bar{B}$
Thus K-map has reduced two minterms with 2 -variables into a single variable. This shows how easy and efficient this method is, than minimizing using Boolean theorems.

In The below Figure 1.5.1.5, K-map of two-variables $A$ and $B$ using POS terms is shown. Same method but grouping is done using ' 0 '.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## FUNCTION TO BE REDUCED (POS)

$$
F(A, B)=\prod M(1,3)+d(2)
$$

OR

TRUTH TABLE TO BE REDUCED

| Input |  | Output |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{F}(\mathbf{A}, \mathbf{B})$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{X}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

PLOTTING MAP



## REDUCED FUNCTION

$$
F(A, B)=\bar{B}
$$

| F | B | 1 | 0 |
| :---: | :---: | :---: | :---: |
| A |  | $B$ | $\bar{B}$ |
| 1 | $A$ | 1 | $O$ |
| 0 | $\bar{A}$ | X | O |
|  |  |  |  |
|  |  |  |  |

For the group, vertically $\bar{A}$ and $A$ are uncommon and so it is discarded variable $\mathbf{B}$ which is a vertically common identity

Figure 1.5.1.5 Example of Two-variable K-map (POS).
Output is same for POS and SOP as $\overline{\boldsymbol{B}}$ and thus in two-variable K-map, grouping using ' 1 ' by SOP or grouping using ' 0 ' in POS is the same.

Prime implicant is $F(A, B)=\bar{B}$

### 1.5.1.3. Three-variable K-map

A ' $3^{\prime}$ 'variable K-map is represented by $2^{3}$ squares $=8$ squares. Each minterm or maxterm is allotted a square.

Here K-Map plotting for 3 -variables is shown in step-by-step.
Step 1: since 3 -variables are available $2^{3}$ squares are needed.
3 variables, so $2^{3}=8$ Squares [Number of squares in K-Map $=2^{\text {number of variables }] ~}$
Map can be drawn as shown in the below four figures from 1.5.1.2.a to d.

- Figure 1.5.1.2.a shows mapping with 2 rows and 4 columns plotted with binary number equivalent to variable.


# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## BINARY PLOTTING

| F | BC | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A |  | $\bar{B} \bar{C}$ | $\bar{B} C$ | BC | $B \bar{C}$ |
| 0 | $\bar{A}$ | 000 | 001 | 011 | 010 |
| 1 | A | 100 | 101 | 111 | 11 |

Rows =2
Columns =4
Rows $\mathbf{x}$ columns $=\mathbf{8}$ squares

| Row 1: | $\bar{A}$ | 0 | Column 1: | $\bar{B} \bar{C}$ | 00 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Row 2: | $A$ | 1 | Column 2: | $\bar{B} C$ | 01 |
|  |  |  | Column 3: | $B C$ | 11 |
|  |  |  | Column 4: | $B \bar{C}$ | 10 |

Fig.1.5.1.2.a. Binary Plot- method 1

| F | C | 0 | 1 |
| :---: | :---: | :---: | :---: |
| AB |  | $\bar{C}$ | C |
| 00 | $\bar{A} \bar{B}$ | 000 | 001 |
| 01 | $\bar{A} B$ | 010 | 011 |
| 11 | $A B$ | 111 | 110 |
| 10 | $A \bar{B}$ | 100 | 101 |

Rows $=4$
Columns $=2$
Rows $\mathbf{x}$ columns $=\mathbf{8}$ squares

| Column 1: | $\bar{A} \bar{B}$ | 00 | Row 1: | $\bar{C}$ | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Column 2: | $\bar{A} B$ | 01 | Row 2: | $C$ | 1 |
| Column 3: | $A B$ | 11 |  |  |  |
| Column 4: | $A \bar{B}$ | 10 |  |  |  |

Fig.1.5.1.2.c. Binary Plot- method 2

## DECIMAL EQUIVALENT

| F | BC | 00 | 00 | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ |  | $\bar{B} \bar{C}$ | $\bar{B} C$ | $\mathbf{B C}$ | $\mathbf{B}$ |
| 0 | $\bar{A}$ | $\boldsymbol{B} \overline{\boldsymbol{C}}$ |  |  |  |
| 1 | $A$ | 1 | $\mathbf{3}$ | $\mathbf{2}$ |  |
|  |  | 4 | 5 | $\mathbf{7}$ | $\mathbf{6}$ |
|  |  |  |  |  |  |

Rows $=2$
Columns $=4$
Rows $\mathbf{x}$ columns $=\mathbf{8}$ squares
Columns 3 \& 4 (shown in Bold) are written in GRAY code. Even numbers 2,3 and 6,7 are written in reverse. (Discussed below)
Fig.1.5.1.2.b. Decimal Plot- method 1

| C | 0 | 1 |
| :---: | :---: | :---: |
| AB | $\bar{C}$ | C |
| $00 \quad \bar{A} \bar{B}$ | 0 | 1 |
| $01 \bar{A} B$ | 2 | 3 |
| 11 AB | 7 | 6 |
| $10 \rightarrow \bar{B}$ | 4 | 5 |

> Rows $=4$
> Columns $=2$
> Rows $\times$ columns $=8$ squares

Rows 3 \& 4 (shown in Bold) are written in GRAY code. Even numbers 4,5 and 6,7 are written in reverse. (Discussed below)
Fig.1.5.1.2.d. Decimal Plot- method 2

Here as shown in the above figure 1.5.1.2, different plotting is shown. When 4-rows or 4columns are marked with GRAY code. 00(0), 01(1), 11(3) and 10(2) NOT binary order 00(0), 01(1), 10(2), and 11(3).

Why GRAY CODE is considered?
Gray code has only one transition $00 \Rightarrow 01,01 \Rightarrow 11,11 \Rightarrow 10,10 \Rightarrow 00$ (shown in bold) [refer gray code section]

But binary code has multi-transition $\mathbf{0 0 \Rightarrow 0 1 , 0 1 \Rightarrow 1 0 , 1 0 \Rightarrow 1 1 , 1 1 \Rightarrow 0 0 ~ ( s h o w n ~ i n ~ b o l d - i t a l i c s ) . ~}$
Since only one transition is there in the order of Gray code, 0001,11 and 10 , it is used while writing for four rows or columns.
So the columns 3 \& 4 in figure 1.5.1.2.b. and rows 3 \& 4 in figure.1.5.1.2.d are reversed.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

NOTE: Either (4 rows and 2 columns) OR (2 rows and 4 columns) map is considered. Both methods yield the same minimized output function. We shall discuss 2 rows and 4 column map.

## VARIABLE PLOTTING

|  | BC | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A |  | $\bar{B} \bar{C}$ | $\bar{B} C$ | BC | $B \bar{C}$ |
|  | $\bar{A}$ | $\bar{A} \bar{B} \bar{C}$ | $\bar{A} \bar{B} C$ | $\bar{A} B C$ | $\bar{A} B \bar{C}$ |
|  | $A$ | $A \bar{B} \bar{C}$ | $A \bar{B} C$ | $A B C$ | $A B$ |

SOP PLOTTING
2 Rows and 4 Columns

| BC | 1+1 | $1+0$ | 0+0 | 0+1 |
| :---: | :---: | :---: | :---: | :---: |
| A | $B+C$ | $B+\bar{C}$ | $\bar{B}+\bar{C}$ | $\bar{B}+C$ |
| A | $A+B+C$ | $A+B+\bar{C}$ | $A+\bar{B}+\bar{C}$ | $A+\bar{B}+C$ |
| $\bar{A}$ | $\bar{A}+B+C$ | $\bar{A}+B+\bar{C}$ | $\bar{A}+\bar{B}+\bar{C}$ | $\bar{A}+\bar{B}+C$ |

## POS PLOTTING <br> 2 Rows and 4 Columns



POS PLOTTING
4 Rows and 2 Columns

Fig.1.5.1.3. Variable Plotting - SOP \& POS
The above figure 1.5.1.3 shows different plotting using SOP or POS forms.
The figure BELOW SHOW different GROUPING in 3-variable K-map.


## SATHYABAMA UNIVERSITY

SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

| $F$ | $B C$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $A$ |  | $\bar{B} \bar{C}$ | $\bar{B} C$ | $B C$ | $B \bar{C}$ |
| 0 | $\bar{A}$ |  |  |  |  |
| 1 | $A$ |  |  |  |  |

QUADS


| $F$ | $B C$ | 00 | 01 | 11 | 10 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $A$ | $\bar{B} \bar{C}$ | $\bar{B} C$ | $B C$ | $B \bar{C}$ |  |
| 0 | $\bar{A}$ |  |  |  |  |
| 1 | $A$ |  |  |  |  |




The technique called folding is shown in the above FIGURES for grouping quads and pairs in 3variable K-map. This shall be explained while using it in a sample 3-variable K-map.

The figure below 1.5.1.4 shows how a 3- VARIABLE truth table is plotted in K-map (SOP)

| No. | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 |
| 3 | 0 | 1 | 1 | 0 |
| 4 | 1 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 1 | 0 | 0 |
| 7 | 1 | 1 | 1 | 1 |



Fig.1.5.1.4. Plotting 3-variable K-Map from Truth table (SOP)

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

Example: Plot the Boolean FUNCTION $F(A, B C)=\sum m(1,6,7)$ or EXPRESSION $F(A, B C)=\bar{A} \bar{B} C+$ $A B \bar{C}+A B C$

## Solution:

The above is plotted in the figure.1.5.1.5 (SOP)


Fig.1.5.1.5. Plotting 3-variable K-Map from function (SOP)

Example: Plot the Boolean FUNCTION $F(A, B C)=\Pi M(1,23,6)$ or EXPRESSION $F(A, B C)=$ $(A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+C)$

Solution:
The above is plotted in the figure .1.5.1.6 (POS)


Fig.1.5.1.6. Plotting 3-variable K-Map from function (POS)

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Example: Group and reduce the Boolean FUNCTION $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=\sum \boldsymbol{m}(\mathbf{0}, \mathbf{1}, \mathbf{3}, \mathbf{7})+\boldsymbol{d}(\mathbf{2}, \mathbf{5})$
Solution:
The above is plotted, grouped and reduced in the figure.1.5.1.7 (SOP WITH DON'T CARE)


Fig.1.5.1.7. Grouping 3-variable K-Map from function (SOP with Don't care)
Figure 1.5.1.7.a shows, don't care conditions $X$ mark in the squares representing minterms 2 and 5.
Since the don't care falls inside the grouping of Quads shown in figure 1.5.1.7.b it is considered as binary 1.

$$
\text { The reduced SOP function is } \boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=\overline{\boldsymbol{A}}+\boldsymbol{C}
$$

Example: Using K-map minimize the Boolean FUNCTION $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=\sum \boldsymbol{m}(\mathbf{0}, \mathbf{1}, \mathbf{3}, \mathbf{4}, \mathbf{5})$
Solution:
The above is plotted, grouped and reduced in the table.1.5.1.1 (SOP)
Table 1.5.1.1. Minimizing 3-variable K-Map from function (SOP)

| Step 1 <br> Plot the minterms as shown in the beside figure (a) $0,1,3,4$, and 5 with ' 1 ' and other squares with binary ' 0 ' | $\begin{array}{lllll}  & B C \bar{B} \bar{C} & \bar{B} C & B C & B \bar{C} \\ A & 00 & 01 & 11 & 10 \\ \hline \end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{A}} 0$ | $1$ | 1. | $1_{3}$ | ${ }^{0}$ |
|  | A 1 | 1 | $1_{5}$ | $\mathrm{O}_{7}$ | ${ }^{0}{ }_{6}$ |
|  | (a) |  |  |  |  |

$$
\begin{gathered}
\text { SATHYABAMA UNIVERSITY } \\
\text { SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. } \\
\text { COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT } 1
\end{gathered}
$$

## Step 2

Isolated 1's are not available.
Squares or Cells $1 \& 3$ are grouped together as DUAL as shown in the figure (b) beside. Here variable $\bar{A}$ is common. Then between $2^{\text {nd }}$ and $3^{\text {rd }}$ column, variable $C$ is common but $\overline{\boldsymbol{B}} \& B$ is uncommon. Thus $\overline{\boldsymbol{A}} \boldsymbol{C}$ is taken and variable $B$ is omitted.

(b)

(c)

Thus the minimized function is $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=\overline{\boldsymbol{A}} \boldsymbol{C}+\overline{\boldsymbol{B}}$.

Example: Using K-map minimize the Boolean FUNCTION $F(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=\Pi \boldsymbol{M}(\mathbf{0}, \mathbf{1}, \mathbf{3}, \mathbf{4}, \mathbf{7})$

## Solution:

The above is plotted, grouped and reduced in the table.1.5.1.2 (POS)

## Table 1.5.1.2. Minimizing 3-variable K-Map from function (POS)

| Step 1 <br> Plot the maxterms as shown in the beside figure (a) | $\begin{array}{ccccc} B C & B+C & B+\bar{C} & \bar{B}+\bar{C} & \bar{B}+C \\ 00 & 01 & 11 & 10 \end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0, 1, 3, 4, and 7 with ' 0 '. | $\text { A } 0$ | 0 | 0 | $\mathrm{O}_{3}$ | 2 |
|  | $\overline{\mathrm{A}} 1$ | 0 | 5 | $0_{7}$ | 6 |
|  | (a) |  |  |  |  |

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## Step 2

Isolated 1's are not available.
Squares or Cells 0 \& 4 and also $3 \& 7$ are grouped together as DUALS as shown in the figure (b) beside. Here variable $\boldsymbol{B}+\boldsymbol{C}(1 \& 4)$ and $\overline{\boldsymbol{B}}+\overline{\boldsymbol{C}}$ (3 \& 7) are common. Thus $\boldsymbol{B}+\boldsymbol{C}$ and $\overline{\boldsymbol{B}}+\overline{\boldsymbol{C}}$ are prime implicants.

## Step 3

Squares or Cells $1 \& 3$ are grouped together as DUAL as shown in the figure (c) beside. Here variable $A$ and $\bar{C}$ is common. Thus $A+\bar{C}$ is common term.
Thus the reduced maxterm is shown in the figure as $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=$ $(\boldsymbol{B}+\boldsymbol{C})(\overline{\boldsymbol{B}}+\overline{\boldsymbol{C}})(\boldsymbol{A}+\overline{\boldsymbol{C}})$. This is done by omitting the uncommon variables.


Thus the minimized function is $\boldsymbol{F}(\boldsymbol{A}, \boldsymbol{B} \boldsymbol{C})=(\boldsymbol{B}+\boldsymbol{C})(\overline{\boldsymbol{B}}+\overline{\boldsymbol{C}})(\boldsymbol{A}+\overline{\boldsymbol{C}})$

### 1.5.1.4. Four variable K-map

A '4' variable K-map is represented by $2^{4}$ squares=16 squares. Each minterm or maxterm is allotted a square.
SOP 4-variable mapping is shown below.

| Y | CD | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AB |  | $\bar{C} \bar{D}$ | $\bar{C} D$ | $C D$ | $C \bar{D}$ |
| 00 | $\bar{A} \bar{B}$ | $\bar{A} \bar{B} \bar{C} \bar{D}$ | $\bar{A} \bar{B} \bar{C} D$ | $\bar{A} \bar{B} C D$ | $\bar{A} \bar{B} C \bar{D}$ |
| 01 | $\bar{A} B$ | $\bar{A} B \bar{C} \bar{D}$ | $\bar{A} B \bar{C} D$ | $\bar{A} B C D$ | $\bar{A} B C \bar{D}$ |
| 11 | $A B$ | $A B \bar{C} \bar{D}$ | $A B \bar{C} D$ | $A B C D$ | $A B C \bar{D}$ |
| 10 | $A \bar{B}$ | $A \bar{B} \bar{C} \bar{D}$ | $A \bar{B} \bar{C} D$ | $A \bar{B} C D$ | $A \bar{B} C \bar{D}$ |


| Y | $C D$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AB |  | $\bar{C} \bar{D}$ | $\bar{C} D$ | $C D$ | $C \bar{D}$ |
| 00 | $\bar{A} \bar{B}$ | 0 | 1 | 3 | 2 |
| 01 | $\bar{A} B$ | 4 | 5 | 7 | 6 |
| 11 | $A B$ | 12 | 13 | 15 | 14 |
| 10 | $A \bar{B}$ | 8 | 9 | 11 | 10 |

Prepared by Dayanandhan K /ETCE

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

POS 4-variable mapping is shown below.

| $\begin{aligned} & Y \\ & A B \end{aligned}$ | CD | $\begin{gathered} 1+1 \\ C+D \end{gathered}$ | $\begin{gathered} 1+0 \\ C+\bar{D} \end{gathered}$ | $\begin{gathered} 0+0 \\ \bar{C}+\bar{D} \end{gathered}$ | $\begin{gathered} 0+1 \\ \bar{C}+D \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1+1 | $A+B$ | $A+B+C+D$ | $A+B+C+\bar{D}$ | $A+B+\bar{C}+\bar{D}$ | $A+B+\bar{C}+D$ |
| 1+0 | $A+\bar{B}$ | $A+\bar{B}+C+D$ | $A+\bar{B}+C+\bar{D}$ | $A+\bar{B}+\bar{C}+\bar{D}$ | $A+\bar{B}+\bar{C}+D$ |
| 0+0 | $\bar{A}+\bar{B}$ | $\bar{A}+\bar{B}+C+D$ | $\bar{A}+\bar{B}+C+\bar{D}$ | $\bar{A}+\bar{B}+\bar{C}+\bar{D}$ | $\bar{A}+\bar{B}+\bar{C}+D$ |
| 0+1 | $\bar{A}+B$ | $\bar{A}+B+C+D$ | $\bar{A}+B+C+\bar{D}$ | $\bar{A}+B+\bar{C}+\bar{D}$ | $\bar{A}+B+\bar{C}+D$ |


| Y | CD | $1+1$ |  | $1+0$ | $0+0$ |  | $0+1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AB |  |  | $C+D$ | $C+\bar{D}$ | $\bar{C}+\bar{D}$ |  |  |$) \bar{C}+D$.

Same way as 3 -variable mapping, 4 -variable mapping is also done.

## Plotting of 4-variable K-map:

## SOP form:



Figure 1.5.1.4.1. plotting 4-variable K-map.(SOP)

## An example SOP:

Minimize the function using K-map.

$$
F(A, B C, D)=\sum m(2,4,5,9,12,13)
$$

## Solution:

Below in figure 1.5.1.4.2.a, the minterms $2,4,5,9,12$ and 13 are marked as ' 1 ' in their respective cells.
Others are marked ' 0 '

$$
\begin{gathered}
\text { SATHYABAMA UNIVERSITY } \\
\text { SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. } \\
\text { COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT } 1
\end{gathered}
$$

Below in figure 1.5.1.4.2.b, the minterms 2 is found isolated and so it is encircled. The term is not minimized and is $\overline{\boldsymbol{A}} \overline{\boldsymbol{B}} \boldsymbol{C} \overline{\boldsymbol{D}}$


Figure 1.5.1.4.2. Minimizing a 4-variable K-map. (SOP)
Above in figure 1.5.1.4.2.c, the minterms $9 \& 13$ are grouped as DUAL (PAIR). The term is minimized as $A \bar{C} D$.
Above in figure 1.5.1.4.2.d, the minterms 4, 5, 12 and 13 are grouped as QUAD. The term is minimized as $\boldsymbol{B} \overline{\boldsymbol{C}}$.
Thus the final minimized PRIME IMPLICANTS are $\boldsymbol{F}=\overline{\boldsymbol{A}} \overline{\boldsymbol{B}} \boldsymbol{C} \overline{\boldsymbol{D}}+\boldsymbol{A} \overline{\boldsymbol{C}} \boldsymbol{D}+\boldsymbol{B} \overline{\boldsymbol{C}}$

Prepared by Dayanandhan K /ETCE

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## An example SOP:

Minimize the function using K-map.

$$
F(A, B C, D)=\sum m(0,1,2,4,5,6,8,9,10,12,13)
$$

## Solution:

Below in figure 1.5.1.4.3, the minterms are marked as ' 1 ' in their respective cells.
Then they are grouped as shown in the same figure.
The minimized function is

$$
F(A, B C, D)=A \bar{B} \bar{D}+\bar{A} \bar{D}+\bar{C}
$$

It can also be

$$
F(A, B C, D)=\bar{B} \bar{D}+\bar{A} \bar{D}+\bar{C}
$$



Figure 2.5.1.4.3. Grouping \& Minimizing a 4-variable K-map. (SOP)

## Limitations of K-map:

1. As the number of variables increases the method becomes complex.
2. Simplification depends upon human abilities.

### 1.5.2.2 SIMPLIFICATION OF BOOLEAN FUNCTIONS USING TABULATION METHOD

This method of minimization is else called Quine-Mclusky method.
Example: Solve the function $F(A, B, C, D)=\Sigma m(0,1,3,5,7,9,11,13,15)+d(2,6)$ using tabulation method

Step 1: Since the function has four variables $A, B C$ and $D$, each minterm is to be written with its equivalent binary number. As shown in the table below, three columns are shown. First column is

```
SATHYABAMA UNIVERSITY
SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1
```

about the given minterms, second columns their equivalent binary of given variables and third column is of the number of 1 's in the binary equivalent.

Note: Second column refers to the binary equivalent with word length equal to number of variables.

Here it is a four variable function, so 4-bit equivalent is written.

| Minterm | Four bit <br> equivalent | Number <br> of <br> 1's |
| :---: | :---: | :---: |
| m 0 | 0000 | 0 |
| m 1 | 0001 | 1 |
| m 3 | 0011 | 2 |
| m 5 | 0101 | 2 |
| m 7 | 0111 | 3 |
| m 9 | 1001 | 2 |
| m 11 | 1011 | 3 |
| m 13 | 1101 | 3 |
| m 15 | 1111 | 4 |
| m 2 | 0010 | 1 |
| m 6 | 0110 | 2 |

Step 2: Sort the table in ascending order according to number of 1's in it.

| Minterm | Four bit <br> equivalent | Number <br> of <br> 1's |
| :---: | :---: | :---: |
| m 0 | 0000 | 0 |
| m 1 | 0001 | 1 |
| m 2 | 0010 | 1 |
| m 3 | 0011 | 2 |
| m 5 | 0101 | 2 |
| M 6 | 0110 | 2 |
| M 9 | 1001 | 2 |
| m 7 | 0111 | 3 |
| m 11 | 1011 | 3 |
| m 13 | 1101 | 3 |
| m 15 | 1111 | 4 |

Step 3: After sorting group it accordingly to the number of '1's given in it.
Group 0 represents no '1's (minterm m0),
Group 1 represents variables with one ' 1 ' (minterms m1, m2),
Group 2 represents variables with two ' 1 '(minterms $\mathrm{m} 3, \mathrm{~m} 5, \mathrm{~m} 6, \mathrm{~m} 9)$,
Group 3 represents variables with three ' 1 ' (minterms $\mathrm{m} 7, \mathrm{~m} 11, \mathrm{~m} 13$ ) and Group 4 represents variables with four ' 1 ' (minterms m15).

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

| Reduction 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group | Minterm | 4-bit Binary Equivalent |  |  |  | Minimized |
|  |  | A | B | C | D |  |
| 0 | m0 | 0 | 0 | 0 | 0 | $\nabla$ |
| 1 | m1 | 0 | 0 | 0 | 1 | V |
|  | m2 | 0 | 0 | 1 | 0 | V |
| 2 | m3 | 0 | 0 | 1 | 1 | V |
|  | m5 | 0 | 1 | 0 | 1 | V |
|  | m6 | 0 | 1 | 1 | 0 | V |
|  | m9 | 1 | 0 | 0 | 1 | V |
| 3 | m7 | 0 | 1 | 1 | 1 | V |
|  | m11 | 1 | 0 | 1 | 1 | $\nabla$ |
|  | m13 | 1 | 1 | 0 | 1 | V |
| 4 | m15 | 1 | 1 | 1 | 1 | V |

Step 4: Compare adjacent groups only for minimization.
That is considering groups 0 and 1.

- Check between elements of group 0 and 1 , whether one transition (change) is there in the binary equivalent of the variables. If so mark the change as dash $(-)$.
- Example: As we can consider, reduction 1 table above, the elements $m 0(0000)$ and m1(0001) have one transition.

| Group | Minterm | Variables |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | $\mathbf{C}$ | D |
| Group 0 | m 0 | 0 | 0 | 0 | $\mathbf{0}$ |
| Group 1 | m 1 | 0 | 0 | 0 | $\mathbf{1}$ |
| Reduced Group | $\mathbf{m ( 0 , 1 )}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | - |

As shown in the table column representing variable $D$, (highlighted) has uncommon binary numbers. It is supposed to have transition. Other variables $\mathrm{A}, \mathrm{B}$, and C are common. Thus in reduced group (5) represented in below table becomes minimized and represented by - (dash)

- Note: only adjacent groups 0 \&1, 1 \& 2, 2 \& 3 and 3 \& 4 can be reduced. Never attempt to reduce using group $2 \& 4$, because they may more than one change or transition.
- The reduced group is marked as minimized in the above table. Suppose m0 and m1 are reduce in next table, they are marked as reduced by using $\square$ in the column minimized.

| Reduction 2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group | Minterm | 4-bit Binary Equivalent |  |  |  | Minimized |
|  |  | A | B | C | D |  |

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

| 0 \& 1 <br> (5) | $\mathrm{m}(0,1)$ | 0 | 0 | 0 | - | $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{m}(0,2)$ | 0 | 0 | - | 0 | $\square$ |
| $\begin{gathered} 1 \& 2 \\ (6) \end{gathered}$ | $\mathrm{m}(1,3)$ | 0 | 0 | - | 1 | V |
|  | $\mathrm{m}(1,5)$ | 0 | - | 0 | 1 | $\square$ |
|  | $\mathrm{m}(1,9)$ | - | 0 | 0 | 1 | $\square$ |
|  | $\mathrm{m}(2,3)$ | 0 | 0 | 1 | - | $\square$ |
|  | $\mathrm{m}(2,6)$ | 0 | - | 1 | 0 | $\square$ |
| $\begin{gathered} 2 \& 3 \\ (7) \end{gathered}$ | m $(3,7)$ | 0 | - | 1 | 1 | $\square$ |
|  | $\mathrm{m}(3,11)$ | - | 0 | 1 | 1 | $\square$ |
|  | $\mathrm{m}(5,7)$ | 0 | 1 | - | 1 | $\square$ |
|  | $\mathrm{m}(5,13)$ | - | 1 | 0 | 1 | $\square$ |
|  | $\mathrm{m}(6,7)$ | 0 | 1 | 1 | - | $\square$ |
|  | $\mathrm{m}(9,11)$ | 1 | 0 | - | 1 | $\square$ |
|  | $\mathrm{m}(9,13)$ | 1 | - | 0 | 1 | $\square$ |
| $\begin{gathered} 3 \& 4 \\ (8) \end{gathered}$ | $\mathrm{m}(7,15)$ | - | 1 | 1 | 1 | $\square$ |
|  | $\mathrm{m}(11,15)$ | 1 | - | 1 | 1 | $\square$ |
|  | $\mathrm{m}(13,15)$ | 1 | 1 | - | 1 | $\nabla$ |


| Reduction 3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group | Minterm | 4-bit Binary Equivalent |  |  |  | Minimized |
|  |  | A | B | C | D |  |
| $\begin{gathered} \hline 5 \& 6 \\ (9) \end{gathered}$ | $\mathrm{m}(0,2,1,3)$ | 0 | 0 | - | - | same |
|  | $\mathrm{m}(0,1,2,3)$ | 0 | 0 | - | - |  |
| $\begin{gathered} 6 \& 7 \\ (10) \end{gathered}$ | $\mathrm{m}(1,3,5,7)$ | 0 | - | - | 1 | Same $\downarrow$ |
|  | $\mathrm{m}(1,5,3,7)$ | 0 | - | - | 1 |  |
|  | $\mathrm{m}(1,3,9,11)$ | - | 0 | - | 1 | Same $\downarrow$ |
|  | $\mathrm{m}(1,9,3,11)$ | - | 0 | - | 1 | Same |
|  | $\mathrm{m}(1,5,9,13)$ | - | - | 0 | 1 | Same $\downarrow$ |
|  | $\mathrm{m}(1,9,5,13)$ | - | - | 0 | 1 | Same |
|  | $\mathrm{m}(2,3,6,7)$ | 0 | - | 1 | - | same |
|  | $\mathbf{m}(2,6,3,7)$ | 0 | - | 1 | - | same |
|  | $\mathrm{m}(2,6,9,13)$ | - | - | 1 | 0 | V |
| $\begin{gathered} 7 \& 8 \\ (11) \end{gathered}$ | $\mathrm{m}(3,7,11,15)$ | - | - | 1 | 1 | Same ${ }^{\text {V }}$ |
|  | $\mathrm{m}(3,11,7,15)$ | - | - | 1 | 1 |  |
|  | $\mathrm{m}(5,7,13,15)$ | - | 1 | - | 1 | Same ${ }^{\text {® }}$ |
|  | $\mathrm{m}(5,13,7,15)$ | - | 1 | - | 1 | Same |
|  | $\mathrm{m}(9,11,13,15)$ | 1 | - | - | 1 | Same ${ }^{\text {® }}$ |
|  | $\mathrm{m}(9,13,11,15)$ | 1 | - | - | 1 | Same |


| Reduction 4 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group | Minterm | 4-bit Binary Equivalent |  |  |  | Minimized |
|  |  | A | B | C | D |  |
| 10 \& 11 | $\mathrm{m}(1,3,5,7,9,13,11,15)$ | - | - | - | 1 | Same |
|  | $m(1,3,9,11,5,7,13,15)$ | - | - | - | 1 |  |
|  | $\mathrm{m}(1,9,5,13,3,11,7,15)$ | - | - | - | 1 |  |
|  | $\mathrm{m}(2,6,9,13,3,7,11,15)$ | - | - | 1 | - |  |

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

Thus this process of reduction table goes on till reduction cannot be done.

Step 5: Now prime implicants are selected from all the reduction tables. The minterms which are not minimized (unmarked) are written in the below table of prime impicants.

The prime implicants are the bold ones in the above tables. There are four (4) prime implicants.

| Row 1 | 0, 2, 1, 3 | 00-- = $\mathbf{A}^{\prime} \mathbf{B}^{\prime}$ |
| :---: | :---: | :---: |
| Row 2 | 2, 6, 3, 7 | 0-1- = A'C |
| Row 3 | 1, 3, 9, 11, 5, 7, 13, 15 | --1 = D |
| Row 4 | 2, 6, 9, 13, 3, 7, 11, 15 | --1- = C |

How to convert binary representation to Boolean variables?

- Consider the Row 2 for an example:
- Row 2 :
- if binary is ' 0 ' corresponding variable is represented in its complement form $A^{\prime}$ or $B^{\prime}$ or $C^{\prime}$ or $D^{\prime}$ etc.
- if binary is ' 1 ' corresponding variable is represented in un-complemented form $A^{\prime}$ or $B^{\prime}$ or $C^{\prime}$ or $D^{\prime}$ etc.
- if binary is not available '-" then it is not represented as shown in below table.
- In the table A is represented in complement form $\mathrm{A}^{\prime}$ because binary equivalent of $A$ is ' 0 '.
- And $C$ is represented in true form $C$ because binary equivalent of $C$ is ' 1 '.
- Others B and D are not represented because they are minimized (-)
- Ths expression is $\mathbf{A}^{\prime} \mathbf{C}$

| Variables | A | B | C | D |
| :--- | :--- | :--- | :--- | :--- |
| Binary | $\mathbf{0}$ | - | $\mathbf{1}$ | - |
| Variable Expression | $\mathbf{A}^{\prime}$ | - | C | - |
|  | A $^{\prime} \mathbf{C}$ |  |  |  |

- Like this all rows were done and the below stated function is derived

$$
F(A, B, C, D)=A^{\prime} B^{\prime}+A^{\prime} C+D+C
$$

Step 6: Then essential prime implicants should be chosen.

- List the minterms in rows and their respective Boolean variable expressions.
- In columns write all the minterm numbers given in the function (the function was $F(A, B, C, D)=\Sigma m(\mathbf{0}, \mathbf{1}, \mathbf{3}, \mathbf{5}, \mathbf{7}, \mathbf{9}, \mathbf{1 1}, \mathbf{1 3}, \mathbf{1 5})+d(2,6)$, except the don't cares. Only highlighted ones shall be written.
- Now mark the respective columns in which the corresponding minterms are found. For example in the below table in first row the minterm is $0,1,2,3$. The columns with the


# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

numbers $0,1,3$ are marked as shown (but 2 is not marked because it is a DON'T care variable)

- Whichever column is having single mark is encircled or highlighted as shown in the figure. Here column representing number $\boldsymbol{0}$ and $\mathbf{5}$ are encircled or highlighted.
- The corresponding row is highlighted as essential as shown in essential column in the below table.
- Check for that the essential prime implicants cover all the columns. If covered, the other minterms are not to be considered as essential prime implicants. Here both the rows cover all the columns. Thus essential prime implicants are marked with $\nabla$.


## Essential Prime implicants:

| Essential | Minterm | 0 | 1 | 3 | 5 | 7 | 9 | 11 | 13 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | 0, 2, 1, 3 ( $A^{\prime} B^{\prime}$ ) | 区 | X | x |  |  |  |  |  |  |
|  | 2, 6, 3, 7 ( $\left.A^{\prime} \mathrm{C}\right)$ |  |  | X |  | x |  |  |  |  |
| V | 1, 3, 9, 11, 5, 7, 13, 15 (D) |  | X | x | 区 | x | $x$ | X | X | x |
|  | 2, 6, 9, 13, 3, 7, 11, 15 (C) |  |  | x |  | X | x | x | X | x |

## D - Don't care

Now the essential prime implicant's variable expression is written in SOP form because the function was given in SOP form.

Thus the essential prime implicants $=\mathbf{A}^{\prime} \mathbf{B}^{\prime}+\mathbf{D}$

Note: For POS form: If the function is given in POS form, then the same steps of SOP to be followed. But at the end the function to be written in POS form.

Just complement the SOP term and use De-Morgan's theorem to write it in POS form.

## Advantages of Tabulation method:

1. Any number of variables can be used for minimization.
2. It can run on a computer using algorithm for running any number of variables.

## Disadvantages of Tabulation method:

As variable number increases it becomes tedious to complete minimization manually.

## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. <br> COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## Other Examples for Tabulation method:

## Example 1: SOP

Simplify the following expression to sum of product using Tabulation Method

$$
F(a, b, c, d)=m(0,4,8,10,12,13,15)+d(1,2)
$$

Solution:
a. Determination of Prime Implicants

| Group $0 \quad \mathrm{mO}: 0000$ | $\vee$ | $(0,4)$ | $0-00$ | $\vee$ | $(0,4,8,12)-00$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $(0,8)$ | -000 | $\vee$ | $(0,8,4,12)-00$ redundant |
|  |  | $(0, \mathrm{~d} 1)$ | $000-$ |  | $(0,8, \mathrm{~d} 2,10)-0-0$ |
|  |  | $(0, \mathrm{~d} 2)$ | $00-0$ | V | $(0, \mathrm{~d} 2,8,10)-0-0$ redundant |


b. Prime Implicant Chart:


## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## Example 2: POS

Simplify the following expression to product of sum using Tabulation Method

$$
F(a, b, c, d)=\prod(1,3,5,7,13,15)
$$

Solution:
a. Determination of Prime Implicants

| Group 0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Group 1 | M1: 0001 | $\sqrt{(1,3) ~ 00-1}$ | $\checkmark$ | (1,3,5,7) 0--1 |
|  |  | $(1,5) \quad 0-01$ | $\checkmark$ | (1,5,3,7) 0-1 redundant |
| Group 2 | M3: 0011 | $\sqrt{(3,7) ~ 0-11}$ | $\checkmark$ | ( $5,7,13,15$ )-1-1 |
|  | M5: 0101 | $\checkmark$ (5,7) 01-1 | $\checkmark$ | ( $5,13,7,15$ )-1-1 redundant |
|  |  | $(5,13)-101$ | $v$ |  |
| Group 3 | M7: 0111 | $\sqrt{(7,15)-111}$ | $\checkmark$ |  |
|  | M13:1101 | $V(13,15)$ 11-1 | $\checkmark$ |  |
| Group 4 | M15:1111 | $\checkmark$ |  |  |

b. Prime Implicant Chart:


$$
f(a, b, c, d)=\left(a+d^{l}\right)\left(b^{\prime}+d^{\prime}\right)
$$

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.6 LOGIC GATES

Gates are devices that implements basic Boolean logical operations. So they are termed as

## Logical Gates.

In digital electronics, the gates can be classified into the following types:

1. Basic Logic gates
2. Complemented Logic gates
3. Derived Logic Gates
4. Special Gates
5. The basic logic gates implements the basic logical operations like NOT, OR, and AND.

The symbol, truth table, the logical statement, and the sample IC Pin diagram are shown below for each gate. (NOT, OR and AND gates)

## GATE NUMBER 1- INVERTER OR NOT GATE

| $\begin{aligned} & \text { INVERTER (OR) NOT GATE- } \\ & \underline{\text { SYMBOL }} \end{aligned}$ <br> INVERTER (OR) NOT GATE STATEMENT $\mathbf{Y}=\overline{\mathbf{A}}$ | INVERTER (OR) NOT GATE - TRUTH TABLE <br> Case 1: If the input $A$ is false (0), the output $Y$ is True (1). Case 2: If the input $A$ is True (1), the output $Y$ is False ( 0 ). |
| :---: | :---: |
| NOT gate is a basic logical gate for inverting operation. So it shall be termed as Inverter. <br> This gate is simple single-input and single output gate as shown in the above symbol. <br> When a Boolean A is given as input, the output Y is the complement of the input. $\left(Y=A^{\prime}\right)$ |  |

Prepared by Dayanandhan K /ETCE

## GATE NUMBER 2- OR GATE

|  | OR GATE TRUTH TABLE <br> 0 - False, 1 - True <br> Case 1: If the inputs $A \& B$ are false ( 0 ), the output $Y$ is false (0). <br> Case 2: If any or all of the inputs are true (1), then output $Y$ is True (1) |
| :---: | :---: |
| OR gate is a basic logical gate for ORing operation. <br> This gate is multi-input and single output gate as shown in the above symbol. <br> When a Boolean A \& B are inputs, the output $Y$ is the $O R$ of the input. $(Y=A+B)$ |  |

## GATE NUMBER 3- AND GATE



## AND GATE <br> TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

0 - False, 1 - True
Case 1: If any (or) both the input A \& B are false (0), then output $Y$ is false ( 0 ).

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

|  | Case 2: If both (or) all the inputs are true (1), then <br> output Y is True (1) |
| :--- | :--- |
| AND gate is a basic logical gate for <br> ANDing operation. <br> This gate is multi-input and single <br> output gate as shown in the above <br> symbol. <br> When a Boolean A \& B are inputs, <br> the output Y is the AND of the <br> input. $(\mathrm{Y}=\mathrm{A} . \mathrm{B})$ |  |

2. The complemented logic gates implements the complements of some basic logical operations like OR, and AND. The complements are NOR and NAND for OR and AND respectively. The symbol, truth table, the logical statement, and the sample IC Pin diagram are shown below for each gate. (NAND and NOR gates)

## GATE NUMBER 4- NOR GATE


the output Y is the OR with NOT of the input. $(\mathrm{Y}=(\overline{A+B})$ )


GATE NUMBER 5- NAND GATE

| NAND GATE-SYMBOL <br> NAND GATE STATEMENT $Y=\overline{A . B}$ | NAND GATE TRUTH TABLE <br> 0 - False, 1 - True <br> Case 1: If any (or) all the input A \& B are false (0), then output Y is True (1). <br> Case 2: If all of the inputs are true (1), then output $Y$ is False (0) |
| :---: | :---: |
| NAND gate is a complemented logical gate for ANDing \& NOT operation. <br> This gate is multi-input and single output gate as shown in the above symbol. <br> When a Boolean A \& B are inputs, the output $Y$ is the AND with NOT of the input. $(\mathrm{Y}=(\overline{\boldsymbol{A} \cdot \boldsymbol{B}}))$ |  |

3. The Derived logic gates implements the derivation of some basic logical operations like EXCLUSIVE-OR and EXCLUSIVE NOR.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

The symbol, truth table, the logical statement, and the sample IC Pin diagram are shown below for each gate. (XOR and XNOR gates)

## GATE NUMBER 6- EXCLUSIVE OR GATE



# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## GATE NUMBER 7- EXCLUSIVE NOR GATE


4. The Special logic gates as the name states, used in special situations and for special purpose. They are Buffer Gate, Tristate Logic gates (Discussed in Unit 4) and so on. The symbol, truth table, the logical statement, and the sample IC Pin diagram are shown below for each gate. (BUFFER gates)

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

GATE NUMBER 8- BUFFER GATE


## NOTE: HOW TO IMPLEMENT BOOLEAN EXPRESSION USING GATES?

- Let us consider a switching function $F=A B+C D+E$
- The function has three expressions $A B, C D$ and $E$ ORed together.
- Each expression can be realized into gate.
- $A B$ is realized by using a AND gate with two inputs $A \& B$. The Output of the first AND gate is $A B . C D$ is realized by using a AND gate with two inputs $C \& D$. The Output of the second AND gate is $C D$. Third expression $E$ is a single expression and doesn't need any gate to realize. This part of circuit is termed LEVEL 1.
- Since as said earlier all expressions are ORed together, thus an OR gate is used to receive the outputs of Level 1 and propagate it to next level. This level OR gate is in LEVEL 2.


## SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

- Thus the circuit is two level AND-OR logic circuit for the function $F=A B+C D+E$


Figure 3.5.1.a TWO LEVEL AND-OR CIRCUIT

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.6.1 UNIVERSAL GATES

Universal gates are the gates which can be used to implement any gate.
NAND and NOR gates are to be UNIVERSAL gates. They both can be used to implement any of the basic gates such as NOT, OR and AND gates. In this section, the implementation using NAND and NOR shall be individually discussed.

## NAND gate as Universal gate:

## NAND gate as NOT gate:

Consider the truth table of NAND gate

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}$ |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

When the above truth table of NAND is checked, when both inputs are the same, the output is complement of the input.

1. when both inputs are ' 0 ', output is ' 1 ' and when both inputs are ' 1 ', output is ' 0 ' acting like NOT gate as shown in fig a beside.

## NAND gate as AND gate:

This becomes simple because when output of NAND gate is inverted, it becomes the output of AND gate. Thus an inverter or NOT gate is added to the NAND gate output. (Figure c)
(C)


NAND Gate as AND Gate

## NAND gate as OR gate:

1. NAND Gate statement: $Y=\overline{A . B}$
2. Using Demorgan's Theorem

$$
Y=(\overline{A \cdot B})=\bar{A}+\bar{B}
$$

3. The above statement is ORing $\bar{A}$ and $\bar{B}$
4. So an inverter (NOT gate) for converting $A$ to $\bar{A}$ and $B$ to $\bar{B}$ is added before another NAND gate inputs as shown in the figure $d$ beside.


Figure 1.6.1.1. (a, b) NOT, (c) OR \& (d) AND gates implemented using NAND Gate
The above figure 1.6.1.1, shows the details of NAND gate being used as NOT gate, AND gate and OR gate.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## NOR gate as Universal gate:

## NOR gate as NOT gate:

Consider the truth table of NOR gate

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

When the above truth table of NOR is checked, when both inputs are the same, the output is complement of the input. 1. when both inputs are ' 0 ', output is ' 1 ' and when both inputs are ' 1 ', output is ' 0 ' acting like NOT gate as shown in fig a beside.

## NOR gate as OR gate:

This becomes simple because when output of NOR gate is inverted, it becomes the output of OR gate. Thus an inverter or NOT gate is added to the NOR gate output. (Figure c)
$\qquad$
NOR gate as AND gate:

1. NOR Gate statement: $Y=\overline{A+B}$
2. Using Demorgan's Theorem

$$
Y=(\overline{A+B})=\bar{A} \cdot \bar{B}
$$

3. The above statement is ORing $\bar{A}$ and $\bar{B}$
4. So an inverter (NOT gate) for converting $A$ to $\bar{A}$ and $B$ to $\bar{B}$ is added before another NOR gate inputs as shown in the figure $d$ beside.
(a)

(b)



NOR Gate as OR Gate

NOR Gate as AND Gate



Figure 1.6.1.2. (a, b) NOT, (c) OR \& (d) AND gates implemented using NOR Gate

The above figure 1.6.1.2, shows the details of NOR gate being used as NOT gate, AND gate and OR gate.

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

### 1.6.2 NAND IMPLEMENTATION \& NOR IMPLEMENTATION

## SOP expression to be implemented using NAND gates:

When SOP is implemented using Gates, the final circuit has AND gates at first level (connected to the input) and then an OR gate at next level as shown in the below figure.

The switching function $F=A B+C D$ has been implemented using AND-OR gates as shown in figure 1.6.2.1(a) below.


Figure 1.6.2.1.a. Two level NAND-NAND implementation from AND-OR circuit

POS Expression to be implemented using NOR gates:

| OR-AND IMPLEMENTATION $F=(A+B) \cdot(C+D)$ <br> Two input OR gates for $A+B$ and $C+D$ as LEVEL 1 gates. An AND gate for ANDing ( $A+$ B. $(C+D)$ as LEVEL 2 gate. |  |
| :---: | :---: |
| 1. Add bubbles, to the outputs of FIRST LEVEL OR gates. <br> 2. Add bubbles in the inputs of AND gates of SECOND LEVEL. |  |
| NOR-NOR IMPLEMENTATION <br> 1. As shown in the figure, BUBBLED AND gate is replaced by NOR gate. <br> 2. Thus circuit is converted to NOR-NOR logic circuit. |  |

Figure 1.6.2.1.b Two level NOR-NOR implementation from OR-AND circuit

$$
\begin{gathered}
\text { SATHYABAMA UNIVERSITY } \\
\text { SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. } \\
\text { COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT } 1
\end{gathered}
$$

SOP expression to be implemented using NAND gates:


Figure 1.6.2.1.c Two level NOR-NOR implementation from AND-OR circuit

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

POS expression to be implemented using NAND gates:

| OR-AND IMPLEMENTATION |
| :--- |
| $F=(A+B) .(C+D)$ | | Two input OR gates for $A+B$ |
| :--- |
| and $C+D$ as LEVEL 1 gates. |
| An AND gate for ANDing |
| $(A+B) .(C+D)$ as LEVEL 2 |
| gate. |

Figure 1.6.2.1.d Two level NAND-NAND implementation from OR-AND circuit

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

## Examples:



Figure 1.6.3.1 Two level NAND-NAND implementation from AND-OR circuit

## SATHYABAMA UNIVERSITY

SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1


Figure 1.6.3.2 Two level NAND-NAND implementation from AND-OR circuit

# SATHYABAMA UNIVERSITY <br> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1 

OR-AND IMPLEMENTATION
Step 1: The above function is
implemented using OR-AND Logic
as shown in the figure (a) beside.

Figure 1.6.3.3 Two level NOR-NOR implementation from OR-AND circuit

> SATHYABAMA UNIVERSITY
> SCHOOL OF ELECTRONICS AND ELECTRICAL ENGG. COURSE MATERIAL - SEC1207 - DIGITAL LOGIC CIRCUITS - UNIT 1

## OR-AND IMPLEMENTATION

 POS $Y=\overline{(\bar{A}+B)} . C$Step 1: The above function is implemented using OR-AND Logic as shown in the figure (a) beside.

(a)

(b)

Figure 1.6.3.4 Two level NOR-NOR implementation from OR-AND circuit

