MICROPROCESSOR AND MICROCONTROLLER BASED

SYSTEMS (FOR CSE & IT)

UNIT 2

8085 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING 9 Hrs. Instruction classifications, Writing and executing simple programs - Arithmetic and logic operations - Data transfer - Branching - Looping – Indexing - Counter and time delays - Writing subroutine - Conditional call and return instruction, simple programs.

Instruction Set Classification

An **instruction** is a binary pattern designed inside a microprocessor to perform a specific function. The entire group of instructions, called the **instruction set**, determines what functions the microprocessor can perform. These instructions can be classified into the following five functional categories: **data transfer** (copy) operations, arithmetic operations, logical operations, branching operations, and machine-control operations.

1. Data Transfer (Copy) Operations

This group of instructions copy data from a location called a source to another location called a destination, without modifying the contents of the source. In technical manuals, the term *data transfer* is used for this copying function. However, the term *transfer* is misleading; it creates the impression that the contents of the source are destroyed when, in fact, the contents are retained without any modification. The various types of data transfer (copy) are listed below together with examples of each type:

Types	Examples
1. Between Registers.	1. Copy the contents of the register B into register D.
2. Specific data byte to a register or a memory location.	2. Load register B with the data byte 32H.
3. Between a memory location and a register.	3. From a memory location 2000H to register B.
4. Between an I/O device and the accumulator.	4.From an input keyboard to the accumulator.

SEC1312MICROPROCESSOR AND MICROCONTROLLERBASED SYSTEMSUNIT 2PREPARED BY: U. ANITHA & P.GRACE KANMANI PRINCE

Opcode	Operand	Description
Copy from source to destination		
MOV Move immediate 8-bit	Rd, Rs M, Rs Rd, M	This instruction copies the contents of the source register into the destination register; the contents of the source register are not altere . If one of the operands is a memory ocation, its ocation is specified by the contents of the HL registers. Example: MOV B, C or MOV B, M
MVI	Rd data	The 8-bit data is stored in the destination register
	M, data	or memory. If the ope and is a memory ocation, its location is specified by the contents of the HL registers. Example: MVI B, 57 MVI M, 57
Load accumulator		
LDA	16-bit address	The c ntents f a mem ry location, specified by a16-bit address in the perand, are copied to the accumulator. The contents of the source are not altered. Example: LDA 2034 or LDA XYZ
Load accumulator indirect		
LDAX	B/D Reg. pai	The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. The contents of either the register
		pair or the memory location are not altered. Example: LDAX B
Store accumulator direct		
SA	16-bit address	The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example: STA 4350 or STA XYZ
Store accumulator indirect		
S AX	Reg. pair	The contents of the accumulator are copied into the memory location specified by the contents of the operand (register pair). The contents of the accumulator are not altered.

LXI	Reg. pair, 16-bit data	The instruction loads 16-bit data in the register pair designated in the operand. Example: LXI H, 2034	
Load H and L registers direct LHLD 16-bit address		WorldThecontentsofiegisterHareexchangedwiththecontents fregister D and the contents of register L are exchanged The instruction copies the contents of the memory location pointed out by the 16-bit a ress into register L and copies the contents of the next memory location into register H. The contents of source memory ocations are not altered. Example: LHLD 2040	
Store H a	nd L registers		
direct SHLD 16-bit address		The contents f registe L a e sto ed into the memory location specified by the 16-bit add ess in the operand and the contents f H register are stored into the next memory location by incrementing the perand. The contents of registers HL are not altered. This is a 3-byte instruction, the second byte specifies the 1 w- rder address and the third byte specifies the high-order address. Example: SHLD 2470	
Exchange	H and L with D and		
E XCHG	none		

with the contents of register E. Example: XCHG

2. Arithmetic Operations

These instructions perform arithmetic operations such as addition, subtraction, increment, and decrement.

Addition - Any 8-bit number, or the contents of a register or the contents of a memory location can be added to the contents of the accumulator and the sum is stored in the accumulator. No two other 8-bit registers can be added directly (e.g., the contents of register B cannot be added directly to the contents of the register C). The instruction DAD is an exception; it adds 16-bit data directly in register pairs.

Subtraction - Any 8-bit number, or the contents of a register, or the contents of a memory location can be subtracted from the contents of the accumulator and the results stored in the accumulator. The subtraction is performed in 2's complement, and the results if negative, are expressed in 2's complement. No two other registers can be subtracted directly.

Increment/Decrement - The 8-bit contents of a register or a memory location can be incremented or

SEC1312MICROPROCESSOR AND MICROCONTROLLERBASED SYSTEMSUNIT 2PREPARED BY: U. ANITHA & P.GRACE KANMANI PRINCE

decrement by 1. Similarly, the 16-bit contents of a register pair (such as BC) can be incremented or decrement by 1. These increment and decrement operations differ from addition and subtraction in an important way; i.e., they can be performed in any one of the registers or in a memory location.

Opcode	Operand	Description
Add regist	ter or memory to accumul	ator
ADD	R	The contents of the operand (register or memory) are added to
	М	the contents of the accumulator and the result is store in the accumulator. If the operand is a memory location, its location is specified by the contents of the HLregisters. A f ags are modified to reflect the result of the addition. Example: ADD B or ADD M
Add regist	ter to accumulator with ca	пу
ADC	R	The contents of the ope and (registe o memo y) and the
	М	Carry flag are added to the contents of the accumulator and the result is stored in the accumulat . If the pe and is a memory location, its 1 catin is specified by the contents of the HL registers. All flags are m dified t reflect the result of the addition. Example: ADC B r ADC M
Add imme	ediate to accumulator	
ADI	8-bit data	The 8-bit data (operand) is added to the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition. Example: ADI 45
Add imm	ediate to accumulator with	1 carry
ACI 8-bit	data	The 8-bit data (operand) and the Carry flag are added to the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the addition.
		Example: ACI 45
Add regist	er pair to H and L registers	
DAD Reg	g. pair	The 16-bit contents of the specified register pair are added to the contents of the HL register and the sum is stored in the HL register. The contents of the source register pair are not altered. If the result is larger than 16 bits, the CY flag is set. No other flags are affected. Example: DAD H

SEC1312 UNIT 2	MICROPROCESSOR AND MICROCONTROLLERBASED SYSTEMS PREPARED BY: U. ANITHA & P.GRACE KANMANI PRINCE		
SUB	R M	The contents of the operand (register or memory) are subtracted from the contents of the accumulator, and the result is stored in the accumulator. If the operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the subtraction. Example: SUB B or SUB M	
Subtract s	ource and borrow from ac	cumulator	
SBB	R	The contents of the operand (register or memory) and the	
	М	Borrow flag are subtracted from the contents of the accumulator and the result is placed in the accumulator. If the operand is a memory location, its location is specifie by the contents of the HL registers. All flags are mo ifie to reflect the result in accumulator. Example: SBB B or SBB M	
Subtracti	mmediate from accumula	tor	
SUI 8-bit	data	The 8-bit data (perand) is subt acted f m the contents of the accumulator and the result is sto ed in the accumulator. All flags are modified t reflect the esult f the subt action. Example: SUI 45	
Subtract SBI 8-bi	immediate from accumul: t data	ator with borrow The 8-bit data (operand) and the Borrow flag are subtracted from the contents of the accumulator and the result is stored in the accumulator. All flags are modified to reflect the result of the subtracion. Example: SBI 45	
Increm en INR	t register or memory by 1 R	The contents of the designated register or memory) are	
	М	incWorldementedby1andtheresultisstoredinthesameplace.	
		by the contents of the HL registers. Example: INR B or INR M	
Increme	nt register pair by 1		
IXR		The contents of the designated register pair are incremented by 1 and the result is stored in the same place. Example: INX H	

SEC1312 MICROPROCESSOR AND MICROCONTROLLERBASED SYSTEMS UNIT 2 PREPARED BY: U. ANITHA & P.GRACE KANMANI PRINCE

Decrement register or memory by 1 DCRR M	The contents of the designated register or memory are decremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers. Example: DCR B or DCR M
Decrement register pair by 1 DCX R	The contents of the designate register pair are decremented by 1 and the result is store in the same place. Example: DCX H
Decimal adjust accumulator	
DAA none	The contents of the accumulato a e change f om a binary value to two 4-bit binary coded decima (BCD) digits. This is the only instruction that uses the auxi ia y f ag to perform the binary to BCD conversion, and the conve sion p ocedure is described below. S, Z, AC, P, CY flags a e alte ed to reflect the results of the peratin.
	If the value f the low-rder 4-bits in the accumulator is greater than 9 r if AC flag is set, the instruction adds 6 to the low-order four bits.
	If the value of the high-order 4-bits in the accumulator is greate than 9 or if the Carry flag is set, the instruction adds 6 to the high-order four bits.
	Example: DAA

3. Logical Operations

These instructions perform various logical operations with the contents of the accumulator.

AND, OR Exclusive-OR - Any 8-bit number, or the contents of a register, or of a memory location can be logically ANDed, Ored, or Exclusive-ORed with the contents of the accumulator. The results are stored in the accumulator.

Rotate- Each bit in the accumulator can be shifted either left or right to the next position.

Compare- Any 8-bit number, or the contents of a register, or a memory location can be compared for equality, greater than, or less than, with the contents of the accumulator.

Complement - The contents of the accumulator can be complemented. All 0s are replaced by 1s and all 1s are replaced by 0s.

Opcode	Operand	Description
Compare	e register or i	memory with accumulator
CMP	R	The contents of the operand (register or memory) are
	Μ	compared with the contents of the accumulator. Both contents are preserved. The result of the comparison is
		shown by setting the flags of the PSW as follows:

if (A) < (reg/mem): carry flag is set, s=1
if (A) = (reg/mem): zero flag is set, s=0
if (A) > (reg/mem): carry and zero flags are reset, s=0
Example: CMP B or CMP M

Compare immediate with accumulator

	The second byte (8- bit data) is compared with the contents
CPI 8-bit data	of
	the accumulator. The values being compared remain unchanged. The result of the comparison is shown by setting the flags of the PSW as follows:

if(A) < data: carry flag is set, s=1

if (A) = data: zero flag is set, s=0 if (A) > data: carry and zero flags are reset, s=0 Example: CPI 89

Logical AND register or memory with accumulator

ANA	R	The contents of the accumulator are logically ANDed with the contents of the operand (register or memory), and
	Μ	the
		result is placed in the accumulator. If the operand is a memory location, its address is specified by the contents of
		HL registers. S, Z, P are modified to reflect the result of the operation. CY is reset. AC is set.
		Example: ANA B or ANA M
Logical AND imm	ediate with accumulator	
ANI	8-bit data	The contents of the accumulator are ogica y ANDe with the 8-bit data (operand) and the esu t is p ace in the ef ect the esult of
		accumulator. S, Z, P are modified to the
		operation. CY is reset. AC is set.
		Example: ANI 86
Exclusive OR regi	ster or memory with accu	nulator
XRA	R	The contents f the accumulator are Exclusive ORed with
	М	the contents f the perand (register r memory), and the result is placed in the accumulator. If the operand is a n, its address is specified by the contents
		memory locati of
		HL registers. S, Z, P are modified to reflect the result of
		the operation. CY and AC are reset.
		Example: XRA B or XRA M
Logical OR regist	er or memory with accumu	ılator
ORA	R	The contents of the accumulator are logically ORed with
	Μ	the contents f the operand (register/memory), and the

SEC1312 MICROPROCESSOR AND MICROCONTROLLERBASED SYSTEMS UNIT 2 PREPARED BY: U. ANITHA & P.GRACE KANMANI PRINCE		
Examp e: JZ 2034 or JZ XYZ Result is placed in the accumulator. If the operand is a n, its address is specified by the contents mem y cati of HL registe s. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: ORA B or ORA M		
The contents of the accumulator are Exclusive ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: XRI 86		
the contents of the accumulator are logically ORed with the 8-bit data (operand) and the result is placed in the accumulator. S, Z, P are modified to reflect the result of the operation. CY and AC are reset. Example: ORI 86		
The contents of the accumulator are complemented. No flags are affected.Example: CMA		
The Carry flag is complemented. No other flags are affected		
The Carry flag is set to 1. No other flags are affected. Example: STC		

Branching Operations

This group of instructions alters the sequence of program execution either conditionally or unconditionally.

Jump - Conditional jumps are an important aspect of the decision-making process in the programming. These instructions test for a certain conditions (e.g., Zero or Carry flag) and alter the program sequence when the condition is met. In addition, the instruction set includes an instruction called *unconditional jump*.

Call, Return, and Restart - These instructions change the sequence of a program either by calling

a subroutine or returning from a subroutine. The conditional Call and Return instructions also can test condition flags.

Opcode	Operand	Description
Jump unc JMP Jump con	onditionally 16-bit address ditionally	The program sequence is transfe ed to the memo y ocation specified by the 16-bit add ess given in the ope and. Example: JMP 2034 or JMP XYZ
Opera	nd: 16-bit address	
Opc JC JN JP JZ JN JZ JP	ode Description Jump on Can C Jump on no C Jump on posi I Jump on min Jump on zero Z Jump on no z E Jump on pari O Jump on parit	The program sequence is transferred t the memory location specified by the 16- bit address given in the operand based on the specified flag of the PS as described below. Examp e: JZ 2034 or JZ XYZ World Flag Status ry $CY = 1$ Carry $CY = 0$ itive $S = 0$ aus $S = 1$ by $Z = 1$ zero $Z = 0$ ity even $P = 1$ y odd $P = 0$

Uncond	itional subroutine call	
CALL	16-bit address	The program sequence is transferred to the memory location specified by the 16-bit address given in the operand. Before the transfer, the address of the next instruction after CALL (the contents of the program counter) is pushed onto the stack. Example: CALL 2034 or CALL XYZ
Call con	ditionally	
Oper	rand: 16-bit address	
		he program sequence is transferred to the memory location specified by the 16-bit address given in the operand based on the specified flag of the PSW as described below. Before the transfer, the address of the next instruction after the call (the contents of the program counter) is pushed onto the stack. Example: CZ 2034 or CZ XYZ

Opcode	Description	Flag Status
CC	Call on Carry	CY = 1
CNC	Call on no Carry	CY = 0
CP	Call on positive	S = 0
CM	Call on minus 🚆	S = 1
CZ	Call on zero	Z = 1
CNZ	Call on no zero	Z = 0
CPE	Call on parity even	P = 1
CPO	Call on parity odd	$\mathbf{P} = 0$

٠

Return from subroutine unconditionally

RET none

The program sequence is t ansfe ed f om the subroutine to the calling program. The two bytes f om the top of the stack are copied int the pr gram c unte, and p og am execution begins at the new address. Example: RET

Return from subroutine conditionally

Operand: none

The p ogram sequence is transferred from the subroutine to the calling program based on the specified flag of the PSW as described below. The two bytes from the top of the stack are copie into the program counter, and program execution begins at the new address.

Opcode	Description	Flag Status
RC	Return on Carry	CY = 1
RNC	Return on no Carry	CY = 0
RP	Return on positive	S = 0
RM	Return on minus	S = 1
RZ	Return on zero	Z = 1
RNZ	Return on no zero	Z = 0
RPE	Return on parity even	$\mathbf{P} = 1$
RPO	Return on parity odd	$\mathbf{P} = 0$

Load program counter with HL contents

PCHL none	The contents of registers H and L are copied into the program
	counter. The contents of H are placed as the high-order byte
	and the contents of L as the low-order byte.
	Example: PCHL

Restart RS 0-7 The RST instruction is equivalent to a 1-byte call instruction to one of eight memory locations depending upon the number. The instructions are generally used in⁻¹ conjunction with interrupts and inserted using external hardware. However these can be used as software instructions in a program to

transfer program execution to one of the eight locations. The addresses are:

Instruction	Restart Address
RST 0	0000H
RST 1	0008H
RST 2	0010H
RST 3	0018H
RST 4	0020H
RST 5	0028H
RST 6	0030H
RST 7	0038H

The 8085 has four additional inte upts an these interrupts generate RST instructions inte na y and thus do not require any external hardware. These inst uctions and their Restart addresses are:

Interrupt	Resta t Add ess
TRAP	0024H
RST 5.5	002CH
RST 6.5	0034H
RST 7.5	003CH

Program 2:

SAMPLE PROGRAMS

1. Store the data byte 32H into memory location 4000H. MVI A, 52H : Store 32H in the accumulator

STA 4000H :	Copy accumulator contents at address 4000H
HLT :	Te minate program execution
	- 1
LXIH:	Load HL with 4000H
MVI M :	Store 32H in memory location pointed by HL register pair
HL :	Terminate program execution

2. Exchange the contents of memory locations 2000H and 4000H.

LDA 2000H	: Get the contents of memory location 2000H into accumulator
MOV B, A	: Save the contents into B register
LDA 4000H	: Get the contents of memory location 4000Hinto accumulator
STA 2000H	: Store the contents of accumulator at address 2000H
MOV A, B	: Get the saved contents back into A register
STA 4000H	: Store the contents of accumulator at address 4000H

4. Machine Control Operations

These instructions control machine functions such as Halt, Interrupt, or do nothing.

The microprocessor operations related to data manipulation can be summarized in four functions:

- 1. copying data
- 2. performing arithmetic operations
- 3. performing logical operations
- 4. testing for a given condition and alerting the program sequence

Some important aspects of the instruction set are noted below:

- 1. In data transfer, the contents of the source are not destroyed; only the contents of the destination are changed. The data copy instructions do not affect the flags.
- 2. Arithmetic and Logical operations are performed with the contents of the accumulator, and the results are stored in the accumulator (with some expectations). The flags are affected according to the results.
- 3. Any register including the memory can be used for increment and decrement.
- 4. A program sequence can be changed either conditionally or by testing for a given data condition.

8. Instruction Format

An instruction is a command to the microprocessor to perform a given task on a specified data. Each

instruction has two parts: one is task to be performed, called the **operation code** (opcode), and the second is the data to be operated on, called the **operand.** The operand (or data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or 8-bit (or 16-bit) address. In some instructions, the operand is implicit.

Instruction word size

The 8085 instruction set is classified into the following three groups according to word size:

- **1.** One-word or 1-byte instructions
- 2. Two-word or 2-byte instructions
- **3.** Three-word or 3-byte instructions

In the 8085, "byte" and "word" are synonymous because it is an 8-bit microprocessor. However, instructions are commonly referred to in terms of bytes rather than words.

One-Byte Instructions

A 1-byte instruction includes the opcode and operand in the same byte. Operand(s) are internal register and are coded into the instruction.

For example:

Task	Ор	Operand	Binary	Hex
	code		Code	Code
Copy the contents of the accumulator in	MOV	C,A	0100 1111	4FH
the register C.				
Add the contents of register B to the	ADD	В	1000 0000	80H
contents of the accumulator.				
Invert (compliment) each bit in the	CMA		0010 1111	2FH
accumulator.				

These instructions are 1-byte instructions performing three different tasks. In the first instruction, both operand registers are specified. In the second instruction, the operand B is specified and the accumulator is assumed. Similarly, in the third instruction, the accumulator is assumed to be the implicit operand. These instructions are stored in 8-bit binary format in memory; each requires one memory location.

MOV rd, rs rd <-- rs copies contents of rs into rd. Coded as 01 ddd sss where ddd is a code for one of the 7 general registers which is the destination of the data, sss is the code of the source register.

Example: MOV A,B Coded as 01111000 = 78H = 170 octal (octal was used extensively in instruction design of such processors). ADD r A <-- A + r

Two-Byte Instructions

In a two-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. Source operand is a data byte immediately following the opcode. For example:

Task		Opcode	Operand	Binary Code	Hex Code	
Load an 8-bit byte in accumulator.	data the	MVI	A, Data	0011 1110	3E Data	First Byte Second Byte
				DATA		

Assume that the data byte is 32H. The assembly language instruction is written as

Mnemonics	Hex code
MVI A, 32H	3E 32H

The instruction would require two memory locations to store in memory.

MVI r,data r <-- data

Example: MVI A,30H coded as 3EH 30H as two contiguous bytes. This is an example of immediate addressing.

ADI data A <-- A + data

OUT port

where port is an 8-bit device address. (Port) <-- A. Since the byte is not the data but points directly to where it is located this is called direct addressing.

Three-Byte Instructions

In a three-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address. opcode + data byte + data byte

For example:

Task	Opcode	Operand	Binary code	Hex Code	
Transfer the	JMP	2085H		C3	First byte
program			1100 0011		
				0.5	
sequence to			1000 0101	85	Second Byte
the memory			1000 0101		
location			0010 0000	20	Third Byte
					,
2085H.					

This instruction would require three memory locations to store in memory.

Three byte instructions - opcode + data byte + data byte

LXI rp, data16

rp is one of the pairs of registers BC, DE, HL used as 16-bit registers. The two data bytes are 16-bit data in L H order of significance.

rp <-- data16

Example:

LXI H,0520H coded as 21H 20H 50H in three bytes. This is also immediate addressing.

LDA addr

A <-- (addr) Addr is a 16-bit address in L H order. Example: LDA 2134H coded as 3AH 34H 21H. This is also an example of direct addressing.

Looping:

The program is written in such a way that it executes certain set of instructions repeatedly to execute a certain task for a number of times. Example: to perform multiplication of two numbers. This is nothing but repeated addition.

Counting: The program has a track of how many times the instruction or a set of instructions are executed. Eg: When division operation is performed a register is used to count the number of times the subtraction is done. The content of that register will give the quotient.

Indexing: it allows the user to point or refer the data stored in a sequential memeory location one by one.

Sample Programs

Write an assembly program to multiply a number by 8

Program

MVI A, 30H RRC RRC OUT PORT1 HLT

ADDITION OF TWO 8 BIT NUMBERS

PROGRAM:

	MVI	C, 00	Initialize C register to 00
	LDA	4150	Load the value to Accumulator.
	MOV	В, А	Move the content of Accumulator to B register.
	LDA	4151	Load the value to Accumulator.
	ADD	В	Add the value of register B to A
	JNC	LOOP	Jump on no carry.
	INR	С	Increment value of register C
LOOP:	STA	4152	Store the value of Accumulator (SUM).
	MOV	A, C	Move content of register C to Acc.
	STA	4153	Store the value of Accumulator (CARRY)
	HLT		Halt the program.

OBSERVATION:

80 (4150)
80 (4251)
00 (4152)
01 (4153)

SUBTRACTION OF TWO 8 BIT NUMBERS

	MVI	C, 00	Initialize C to 00
	LDA	4150	Load the value to Acc.
	MOV	В, А	Move the content of Acc to B register.
	LDA	4151	Load the value to Acc.
	SUB	В	
	JNC	LOOP	Jump on no carry.
	CMA		Complement Accumulator contents.
	INR	А	Increment value in Accumulator.
	INR	С	Increment value in register C
LOOP:	STA	4152	Store the value of A-reg to memory address.
	MOV	Α, C	Move contents of register C to Accumulator.
	STA	4153	Store the value of Accumulator memory
	HLT		Terminate the program.

	Input: 06 (4150)
02 (4251)	
01 (4153)	<i>Output:</i> 04 (4152)
01 (4155)	

MULTIPLICATION OF TWO 8 BIT NUMBERS

	MVI	D, 00	Initialize register D to 00
	MVI	A, 00	Initialize Accumulator content to 00
	LXI	H, 4150	
	MOV	В, М	Get the first number in B - reg
	INX	Н	
	MOV	С, М	Get the second number in C- reg.
LOOP:	ADD	В	Add content of A - reg to register
	JNC	NEXT	Jump on no carry to NEXT.
	INR	D	Increment content of register D
NEXT:	DCR	С	Decrement content of register C.
	JNZ	LOOP	Jump on no zero to address
	STA	4152	Store the result in Memory

MOV	A, D	
STA	4153	Store the MSB of result in Memory
HLT		Terminate the program.

Input:	FF (4150)
FF (4151)	
Output:	01 (4152)
FE (4153)	

DIVISION OF TWO 8 BIT NUMBERS

PROGRAM:

	LXI	H, 4150	
	MOV	B <i>,</i> M	Get the dividend in B – reg.
	MVI	C, 00	Clear C – reg for qoutient
	INX	Н	
	MOV	A, M	Get the divisor in A – reg.
NEXT:	CMP	В	Compare A - reg with register
	JC	LOOP	Jump on carry to LOOP
	SUB	В	Subtract A – reg from B- reg.
	INR	С	Increment content of register
	JMP	NEXT	Jump to NEXT
LOOP:	STA	4152	Store the remainder in
	MOV	A, C	
	STA	4153	Store the quotient in memory
	HLT		Terminate the program.

OBSERVATION:

Input: FF (4251)

FF (4150)

Output: 01 (4152) ---- Remainder FE (4153) ---- Quotient

LARGEST NUMBER IN AN ARRAY OF DATA

PROGRAM:

	LXI	H,4200	Set pointer for
	MOV	B,M	array Load the
	INX MOV	Н А <i>,</i> М	Count Set 1 st element as largest data
	DCR	В	Decrement the count
LOOP:	INX	Н	
	CMP	Μ	If A- reg > M go to AHEAD
	JNC	AHEAD	
	MOV	A,M	Set the new value as largest
AHEAD:	DCR	В	
	JNZ	LOOP	Repeat comparisons till count =
	STA	4300	Store the largest value at 4300
	HLT		

OBSERVATION:

Input:	05 (4200) Array Size		
	0A (4201)		
	F1 (4202)		
	1F (4203)		
	26 (4204)		
	FE (4205)		
	Output:	FE (4300)	

SMALLEST NUMBER IN AN ARRAY OF DATA

	LXI	H,4200	Set pointer for
	MOV	B,M	array Load the
	INX MOV	Н А <i>,</i> М	Count Set 1 st element as largest data
LOOP:	DCR INX	B H	Decrement the count
	CMP JC	M AHEAD	If A- reg < M go to AHEAD
AHEAD:	MOV DCR	A,M B	Set the new value as smallest
	JNZ STA HLT	LOOP 4300	Repeat comparisons till count = Store the largest value at 4300

Input:

05 (4200) ----- Array Size 0A (4201) F1 (4202) 1F (4203) 26 (4204) FE (4205)

Output: 0A (4300)

ARRANGE AN ARRAY OF DATA IN ASCENDING ORDER

ALGORITHM:

- 1. Initialize HL pair as memory pointer
- 2. Get the count at 4200 into C register
- 3. Copy it in D register (for bubble sort (N-1) times required)
- 4. Get the first value in A register
- 5. Compare it with the value at next location.
- 6. If they are out of order, exchange the contents of A –register and Memory
- 7. Decrement D register content by 1
- 8. Repeat steps 5 and 7 till the value in D- register become zero
- 9. Decrement C-register content by 1
- 10. Repeat steps 3 to 9 till the value in C register becomes zero

	LXI	H,4200
	MOV	C,M
	DCR	С
RFPFAT:	MOV LXI	D.C H,4201
LOOP:	MOV	A,M
	INX	Н
	CMP	Μ
	JC	SKIP
	MOV	B <i>,</i> M

	MOV	M,A
	DCX	Н
	MOV	M,B
	INX	Н
SKIP:	DCR	D
	JNZ	LOOP
	DCR	С
	JNZ	REPEAT
	HLT	

Input	4200 4201 4202 4203 4204 4205	05 (Array Size) 05 04 03 02 01
Output:	4200 4201 4202 4203 4204 4205	05(Array Size) 01 02 03 04 05

ARRANGE AN ARRAY OF DATA IN DESCENDING ORDER

RFPFAT: LOOP:	LXI MOV DCR MOV LXI MOV INX	H,4200 C,M C D.C H,4201 A,M H
		•••

	CMP	Μ
	JNC	SKIP
	MOV	B,M
	MOV	M,A
	DCX	Н
	MOV	М <i>,</i> В
	INX	Н
SKIP:	DCR	D
	JNZ	LOOP
	DCR	С
	JNZ	REPEAT
	HLT	

Input	4200 4201 4202 4203 4204 4205	05 (Array Size) 01 02 03 04 05
Output:	4200 4201 4202 4203 4204 4205	05(Array Size) 05 04 03 02 01

BCD TO HEX CONVERSION

LX	I H,4	4150	e memory
M	OV A,1	VI Initializ	
A	DD A	MSD X	2
	OV B,A	A Store M	/SD X 2

ADD	А	MSD X 4
ADD	А	MSD X 8
ADD	В	MSD X 10
INX	Н	Point to LSD
ADD	Μ	Add to form HEX
INX	Н	
MOV	M,A	Store the result
HLT		

Input:	4150 : 02 (MSD)
4151:09 (LSD)	

Output: 4152 : 1D H

HEX TO BCD CONVERSION

	LXI	H,4150	Initialize memory pointer
	MVI	D,00	Clear D- reg for Most significant
	XRA	А	Clear Accumulator
	MOV	C,M	Get HEX data
LOOP2:	ADI	01	Count the number one by one
	DAA		Adjust for BCD count
	JNC	LOOP1	
	INR	D	
LOOP1:	DCR	С	
	JNZ	LOOP2	
	STA	4151	Store the Least Significant Byte
	MOV	A,D	
	STA	4152	Store the Most Significant Byte
	HLT		

Input: 4150 : FF

Output: 4151 : 55 (LSB) 4152 : 02 (MSB)

HEX TO ASCII CONVERSION

PROGRAM:

	LDA	4200	Get Hexa Data
	MOV	В <i>,</i> А	
	ANI	OF	Mask Upper Nibble
	CALL	SUB1	Get ASCII code for upper nibble
	STA	4201	
	MOV	A,B	
	ANI	FO	Mask Lower Nibble
	RLC		
	CALL	SUB1	Get ASCII code for lower nibble
	STA	4202	
	ніт		
SUB1:	CPI	0A	
	JC	SKIP	
	ADI	07	
SKIP:	ADI	30	
	RET		

OBSERVATION:

Input:	4200	E4(Hexa data)
Output:	4201 4202	34(ASCII Code for 4) 45(ASCII Code for E)

ASCII TO HEX CONVERSION

___PROGRAM:__

	LDA	4500
	SUI	30
	CPI	0A
	JC	SKIP
	SUI	07
SKIP:	STA	4501 HLT

Input: 4500 31	Input:	4500	31
----------------	--------	------	----

Output: 4501 OB

<u>SQUARE OF A NUMBER USING LOOK UP</u> <u>TABLE</u>

ALGORITHM:

- 1. Initialize HL pair to point Look up table
- 2. Get the data .
- 3. Check whether the given input is less than 9.
- 4. If yes go to next step else halt the program
- 5. Add the desired address with the accumulator content
- 6. Store the result

	LXI LDA	H,4125 4150	initialsie Look up table Get the data
	CPI JC	0A AFTER	Check input > 9 if yes error
	MVI STA	A,FF 4151	Error Indication
AFTER:	MOV MVI DAD	C,A B,00 B	Add the desired Address
	MOV STA HLT	A,M 4151	Store the result Terminate the program

LOOKUP TABLE:

4125	01
4126	04
4127	09
4128	16
4129	25
4130	36
4131	49
4132	64
4133	81

OBSERVATION:

Input:	4150:	05
Output:	4151	25 (Square)
Input :	4150:	11
Output:	4151:	FF (Error Indication)

RESULT:

Thus the program to find the square of the number from 0 to 9 using a Look up table was executed